Crt/Tv Configuration Registers - Epson S1D13506 Technical Manual

Color lcd/crt/tv controller
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center
LCD Display FIFO Low Threshold Control Register
REG[04Bh]
n/a
n/a
bits 5-0

8.3.8 CRT/TV Configuration Registers

CRT/TV Horizontal Display Width Register
REG[050h]
CRT/TV
Horizontal
n/a
Display Width
Bit 6
bits 6-0
CRT/TV Horizontal Non-Display Period Register
REG[052h]
n/a
n/a
bits 5-0
Note
Note
Hardware Functional Specification
Issue Date: 02/03/26
LCD Display
LCD Display
FIFO Low
FIFO Low
Threshold
Threshold
Bit 5
Bit 4
LCD Display FIFO Low Threshold Bits [5:0]
When this register is set to 00h, the threshold is automatically set in hardware. If it
becomes necessary to adjust REG[04Ah] from its default value, then the following
formula must be maintained:
REG[04Bh] > REG[04Ah] and REG[04Bh] ≤ 3Ch
CRT/TV
CRT/TV
Horizontal
Horizontal
Display Width
Display Width
Bit 5
Bit 4
CRT/TV Horizontal Display Width Bits [6:0]
These bits specify the CRT/TV horizontal display width, in 8 pixel resolution.
Horizontal display width in number of pixels = ((ContentsOfThisRegister)+ 1) × 8
CRT/TV
CRT/TV
Horizontal
Horizontal
Non-Display
Non-Display
Period Bit 5
Period Bit 4
CRT/TV Horizontal Non-Display Period Bits [5:0]
These bits specify the CRT/TV horizontal non-display period width in 8 pixel resolution.
Horizontal non-display period width in number of pixels =
((ContentsOfThisRegister) + 1) × 8 for CRT mode
(ContentsOfThisRegister) × 8 + 6 for TV mode with NTSC output
(ContentsOfThisRegister) × 8 + 7 for TV mode with PAL output
For CRT mode, the recommended minimum value which should be programmed into
this register is 3 (32 pixels).
REG[052h] + 1 ≥ (REG[053h] + 1) + (REG[054h] bits 3-0 + 1)
LCD Display
LCD Display
FIFO Low
FIFO Low
Threshold
Threshold
Bit 3
Bit 2
CRT/TV
CRT/TV
Horizontal
Horizontal
Display Width
Display Width
Bit 3
Bit 2
CRT/TV
CRT/TV
Horizontal
Horizontal
Non-Display
Non-Display
Period Bit 3
Period Bit 2
Page 145
RW
LCD Display
LCD Display
FIFO Low
FIFO Low
Threshold
Threshold
Bit 1
Bit 0
RW
CRT/TV
CRT/TV
Horizontal
Horizontal
Display Width
Display Width
Bit 1
Bit 0
RW
CRT/TV
CRT/TV
Horizontal
Horizontal
Non-Display
Non-Display
Period Bit 1
Period Bit 0
S1D13506
X25B-A-001-12

Advertisement

Table of Contents
loading

Table of Contents