Figure 7-42: Dual Color 16-Bit Panel A.c. Timing - Epson S1D13506 Technical Manual

Epson Research and Development
Vancouver Design Center
Sync Timing
DRDY (MOD)
Data Timing
FPDAT[15:0]
Hardware Functional Specification
Issue Date: 02/03/26
FPFRAME
FPLINE
FPLINE
FPSHIFT

Figure 7-42: Dual Color 16-Bit Panel A.C. Timing

t1 t2
t3
t5
t6
t7
t10
t9
t13
t4
t8
t11 t12
t14
1 2
Page 109
S1D13506
X25B-A-001-12