Epson S1D13506 Technical Manual page 256

Color lcd/crt/tv controller
Table of Contents

Advertisement

Page 22
Table 4-3: Suggested LUT Values to Simulate VGA Default 256 Color Palette
Index
R
G
00
00
00
01
00
00
02
00
A0
03
00
A0
04
A0
00
05
A0
00
06
A0
50
07
A0
A0
08
50
50
09
50
50
0A
50
F0
0B
50
F0
0C
F0
50
0D
F0
50
0E
F0
F0
0F
F0
F0
10
00
00
11
10
10
12
20
20
13
20
20
14
30
30
15
40
40
16
50
50
17
60
60
18
70
70
19
80
80
1A
90
90
1B
A0
A0
1C
B0
B0
1D
C0
C0
1E
E0
E0
S1D13506
X25B-G-003-04
8 bpp color
When the S1D13506 is configured for 8 bpp color mode all 256 entries in the LUT are used.
Each byte in the display buffer corresponds to one pixel and is used as an index value into
the LUT.
The S1D13506 LUT has four bits (16 intensities) of intensity control per primary color
while a standard VGA RAMDAC has six bits (64 intensities). This four to one difference
must be considered when attempting to match colors between a VGA RAMDAC and the
S1D13506 LUT. (i.e. VGA levels 0 - 3 map to LUT level 0, VGA levels 4 - 7 map to LUT
level 1...). Additionally, the significant bits of the color tables are located at different offsets
within their respective bytes. After calculating the equivalent intensity value the result must
be shifted into the correct bit positions.
The following table shows LUT values that will approximate the VGA default color palette.
B
Index
R
G
00
40
F0
70
A0
41
F0
90
00
42
F0
B0
A0
43
F0
D0
00
44
F0
F0
A0
45
D0
F0
00
46
B0
F0
A0
47
90
F0
50
48
70
F0
F0
49
70
F0
50
4A
70
F0
F0
4B
70
F0
50
4C
70
F0
F0
4D
70
D0
50
4E
70
B0
F0
4F
70
90
00
50
B0
B0
10
51
C0
B0
20
52
D0
B0
20
53
E0
B0
30
54
F0
B0
40
55
F0
B0
50
56
F0
B0
60
57
F0
B0
70
58
F0
B0
80
59
F0
C0
90
5A
F0
D0
A0
5B
F0
E0
B0
5C
F0
F0
C0
5D
E0
F0
E0
5E
D0
F0
B
Index
R
G
70
80
30
30
70
81
40
30
70
82
50
30
70
83
60
30
70
84
70
30
70
85
70
30
70
86
70
30
70
87
70
30
70
88
70
30
90
89
70
40
B0
8A
70
50
D0
8B
70
60
F0
8C
70
70
F0
8D
60
70
F0
8E
50
70
F0
8F
40
70
F0
90
30
70
F0
91
30
70
F0
92
30
70
F0
93
30
70
F0
94
30
70
E0
95
30
60
D0
96
30
50
C0
97
30
40
B0
98
50
50
B0
99
50
50
B0
9A
60
50
B0
9B
60
50
B0
9C
70
50
B0
9D
70
50
B0
9E
70
50
Epson Research and Development
Vancouver Design Center
B
Index
R
G
70
C0
00
40
70
C1
00
40
70
C2
00
40
70
C3
00
40
70
C4
00
40
60
C5
00
30
50
C6
00
20
40
C7
00
10
30
C8
20
20
30
C9
20
20
30
CA
30
20
30
CB
30
20
30
CC
40
20
30
CD
40
20
30
CE
40
20
30
CF
40
20
30
D0
40
20
40
D1
40
20
50
D2
40
30
60
D3
40
30
70
D4
40
40
70
D5
30
40
70
D6
30
40
70
D7
20
40
70
D8
20
40
70
D9
20
40
70
DA
20
40
70
DB
20
40
70
DC
20
40
60
DD
20
30
60
DE
20
30
Programming Notes and Examples
Issue Date: 02/03/21
B
00
10
20
30
40
40
40
40
40
40
40
40
40
30
30
20
20
20
20
20
20
20
20
20
20
20
30
30
40
40
40

Advertisement

Table of Contents
loading

Table of Contents