Page 66
7.1.10 Toshiba Interface Timing (e.g. TX39xx)
T
DCLKOUT
DCLKOUT
ADDR[12:0]
ALE
CARDREG*
CARDxCSH*
CARDxCSL*
CARDIORD*
CARDIOWR*
WE* RD*
CARDxWAIT*
D[31:16](write)
D[31:16](read)
S1D13506
X25B-A-001-12
t3
t2
t4
t6
t7
t9
t11
t13
Figure 7-10: Toshiba Timing
Epson Research and Development
Vancouver Design Center
t5
t8
t10
t12
t15
t14
Hardware Functional Specification
Issue Date: 02/03/26