Epson S1D13506 Technical Manual page 702

Page 10 Epson Research and Development
Vancouver Design Center
Figure 2-2: illustrates a typical variable-latency IO access write cycle on the SA-1110 bus.
A[25:0]
ADDRESS VALID
nCS4
nWE
nOE
RDY
D[31:0]
DATA VALID
nCAS[3:0]
Figure 2-2: SA-1110 Variable-Latency IO Write Cycle
S1D13506 Interfacing to the StrongARM SA-1110 Processor
X25B-G-013-03 Issue Date: 01/02/08