Sample And Hold - Renesas M16C Series User Manual

16-bit single-chip microcomputer

Hide thumbs Also See for M16C Series:

Table of Contents

A-D Converter

M30240 Group

1.2.24.6 Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D4

) to "1". When

sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 φ AD cycle

is achieved with 8-bit resolution and 33 φ AD with 10-bit resolution. Sample and hold can be selected

in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample

and hold is to be used.

Rev.1.00 Sep 24, 2003 Page 108 of 360