Renesas M16C Series User Manual page 67

16-bit single-chip microcomputer
Hide thumbs Also See for M16C Series:
Table of Contents

Advertisement

M30240 Group
1.2.18.4.5 USB Interrupt Status Registers 1 and 2
USB Interrupt Status Registers 1 and 2, shown in Figure 1.34 and Figure 1.35, are used to indicate the con-
dition that caused a USB function interrupt and USB Reset, Suspend and Resume Interrupts to the CPU. A
"1" indicates the corresponding condition caused an interrupt. The USB Interrupt Status Register bits can be
cleared by writing a "1" to the corresponding bit.
INTST0 is set to a "1" by the USB FCU when (in Endpoint 0 CSR):
• A packet of data is successfully received (EP0CSR0 - OUT_PKT_RDY is set by the USB FCU)
• A packet of data is successfully sent (EP0CSR - IN_PKT_RDY is cleared by the USB FCU)
• EP0CSR3 (DATA_END) bit is cleared by the USB FCU
• EP0CSR4 (FORCE_STALL) bit is set by the USB FCU
• EP0CSR5 (SETUP_END) bit is set by the USB FCU
INTST2, INTST4, INTST6 or INTST8 is set to a "1" by the USB FCU when (in Endpoint x IN CSR):
• A packet of data is successfully sent (INXCSR0 - IN_PKT_RDY is cleared by the USB FCU)
• INXCSR1 (UNDER_RUN) bit is set by the USB FCU
INTST3, INTST5, INTST7 or INTST9 is set to a "1" by the USB FCU when (in Endpoint xOUT CSR):
• A packet of data is successfully received (OUTXCSR0 - OUT_PKT_RDY is set by the USB FCU)
• OUTXCSR1 (OVER_RUN) bit is set by the USB FCU
• OUTXCSR4 (FORCE_STALL) bit is set by the USB FCU
INTST12 is set to a "1" by the USB FCU when an overrun or underrun condition occurs in any of the endpoints.
INTST13 is set to a "1" by the USB FCU when a USB reset signaling from the host is received. All internal
register bits except this bit are reset to their default values when the USB reset is received.
INTST14 is set to a "1" by the USB FCU when the USB FCU is in the suspend state and non-idle signaling is
received from D+/D-.
INTST15 is set to a "1" by the USB FCU when D+/D- are in the idle state for more than 3ms.
USB Interrupt Status Register 1
b7
b6
b5
b4
Figure 1.34: USB Interrupt Status Register 1
Rev.1.00 Sep 24, 2003 Page 49 of 360
b3
b2
b1
b0
Symbol
0
USBIS1
Bit symbol
USB Endpoint 0 Interrupt
INTST0
Status Flag
Reserved
USB Endpoint 1 IN
INTST2
Interrupt Status Flag
USB Endpoint 1 OUT
INTST3
Interrupt Status Flag
USB Endpoint 2 IN
INTST4
Interrupt Status Flag
USB Endpoint 2 OUT
INTST5
Interrupt Status Flag
USB Endpoint 3 IN
INTST6
Interrupt Status Flag
USB Endpoint 3 OUT
INTST7
Interrupt Status Flag
Address
0302
16
Bit name
0 : No interrupt request issued
1 : Interrupt request issued
Must always be set to "0"
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
Universal Serial Bus
When reset
00
16
R
W
Function

Advertisement

Table of Contents
loading

Table of Contents