Renesas M16C Series User Manual page 340

M30240 Group
Setting the USB Control Register
b7
0
Note: After setting bit 3, bit 5 should be established after waiting one cycle of the Φ.
Clearing Protect Register
b7
Setting the Frequency Synthesizer Control Register
b7
1 0 0
Setting the Interrupt Control Register
b7
Note 1: The level of the resume interrupt priority should be higher than that of the USB Suspend Priority. In those events where
recovery from the suspend mode is by (interruptions by means such as keyboard entry) of interrupts other than USB
Resume Interrupt, the priority level of the interrupt used should be higher a level than that of the USB Suspend Interrupt.
Note 2: Any requisite interrupt that should not exit the Stop Mode should be disabled by setting the priority level to "0".
Figure 3.35: Initializing the USB Suspend interrupt (2)
Rev.1.00 Sep 24, 2003 Page 322 of 360
Suspend Interrupt Processing Routine
b0
USB Control Register
1 0 0 0
USBC
USB Transceiver Voltage Converter Current Mode Selection bit
1 : Low current mode
USB Clock Enable Bit
0 : Disable 48 MHz Clock Supply
Total Drive Curent < 500µA
b0
Protect Register
0 1
PRCR
Enable writing to the System Clock Control Registers 0 and 1, and the Frequency
Synthesizer Related Register
1 : Writing Enabled
b0
Frequency Synthesizer Control Register
0
0
FSC
Frequency Synthesizer Enable bit
0 : Disabled
b0
USB Resume Interrupt Control Register
0
RSMIC
Interrupt Priority Level Selection bit
b2 b1 b0
0 0 0 : Level 0 (Interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
Interrupt Request Bit
0 : No interrupt requests
Continued on next page
Universal Serial Bus
Address
000C
16
Address
000A
16
Address
03DC
16
Address
0046
16