Shlrn - Hitachi SH7750 Programming Manual

High-performance risc engine superh (sh) 32-bit risc mcu/mpu series
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

10.90

SHLRn

n-Bit Right
Logical Shift
Format
SHLR2
Rn
SHLR8
Rn
SHLR16 Rn
Description
This instruction logically shifts the contents of general register Rn 2, 8, or 16 bits to the right, and
stores the result in Rn. The bits shifted out of the operand are discarded.
SHLR2
SHLR8
SHLR16
n bits SHift Logical Right
Summary of Operation
Rn>>2 → Rn
Rn>>8 → Rn
Rn>>16 → Rn
0
0
0
Instruction Code
0100nnnn00001001 1
0100nnnn00011001 1
0100nnnn00101001 1
MSB
MSB
MSB
Rev. 2.0, 03/99, page 365 of 396
Shift Instruction
Execution
States
LSB
LSB
LSB
T Bit

Advertisement

Table of Contents
loading

Table of Contents