Hitachi SH7750 Programming Manual page 130

High-performance risc engine superh (sh) 32-bit risc mcu/mpu series
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

When the UBDE bit in the BRCR register is set to 1 and the user break debug support
function* is used, do not locate a BT, BF, BT/S, BF/S, BRA, or BSR instruction at the address
indicated by the DBR register.
Note: * See section 20.4 in the SH-4 Hardware manual.
Rev. 2.0, 03/99, page 116 of 396

Advertisement

Table of Contents
loading

Table of Contents