Hitachi SH7750 Programming Manual page 161

High-performance risc engine superh (sh) 32-bit risc mcu/mpu series
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

Table 7.12 Floating-Point Graphics Acceleration Instructions
Instruction
FMOV
DRm,XDn
FMOV
XDm,DRn
FMOV
XDm,XDn
FMOV
@Rm,XDn
FMOV
@Rm+,XDn
FMOV
@(R0,Rm),DRn
FMOV
XDm,@Rn
FMOV
XDm,@-Rn
FMOV
XDm,@(R0,Rn)
FIPR
FVm,FVn
FTRV
XMTRX,FVn
FRCHG
FSCHG
Operation
DRm → XDn
XDm → DRn
XDm → XDn
(Rm) → XDn
(Rm) → XDn, Rm + 8 → Rm
(R0 + Rm) → DRn
XDm → (Rn)
Rn – 8 → Rn, XDm → (Rn)
XDm → (R0+Rn)
inner_product [FVm, FVn] →
FR[n+3]
transform_vector [XMTRX, FVn]
→ FVn
~FPSCR.FR → SPFCR.FR
~FPSCR.SZ → SPFCR.SZ
Instruction Code
1111nnn1mmm01100 —
1111nnn0mmm11100 —
1111nnn1mmm11100 —
1111nnn1mmmm1000 —
1111nnn1mmmm1001 —
1111nnn1mmmm0110 —
1111nnnnmmm11010 —
1111nnnnmmm11011 —
1111nnnnmmm10111 —
1111nnmm11101101 —
1111nn0111111101 —
1111101111111101 —
1111001111111101 —
Rev. 2.0, 03/99, page 147 of 396
Privileged
T Bit

Advertisement

Table of Contents
loading

Table of Contents