Memory-Mapped Registers - Hitachi SH7750 Programming Manual

High-performance risc engine superh (sh) 32-bit risc mcu/mpu series
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

• RM: Rounding mode
RM = 00: Round to Nearest
RM = 01: Round to Zero
RM = 10: Reserved
RM = 11: Reserved
• Bits 22 to 31: Reserved
Floating-point communication register, FPUL (32 bits, initial value undefined): Data transfer
between FPU registers and CPU registers is carried out via the FPUL register.
Programming Note: When SZ = 1 and big endian mode is selected, FMOV can be used for
double-precision floating-point load or store operations. In little endian mode, two 32-bit data size
moves must be executed, with SZ = 0, to load or store a double-precision floating-point number.
2.3

Memory-Mapped Registers

Appendix A shows the control registers mapped to memory. The control registers are double-
mapped to the following two memory areas. All registers have two addresses.
H'1F00 0000–H'1FFF FFFF
H'FF00 0000–H'FFFF FFFF
These two areas are used as follows.
• H'1F00 0000–H'1FFF FFFF
This area must be accessed in address translation mode using the TLB. Since external memory
is defined as a 29-bit address space in the SH7750 architecture, the TLB's physical page
numbers do not cover a 32-bit address space. In address translation, the page numbers of this
area can be set in the corresponding field of the TLB by accessing a memory-mapped register.
The page numbers of this area should be used as the actual page numbers set in the TLB.
When address translation is not performed, the operation of accesses to this area is undefined.
• H'FF00 0000–H'FFFF FFFF
This area must be accessed without address translation.
Do not access undefined locations in either area The operation of an access to an undefined
location is undefined. Also, memory-mapped registers must be accessed using a fixed data
size. The operation of an access using an invalid data size is undefined.
Programming Note: Access to area H'FF00 0000–H'FFFF FFFF in user mode will cause an
address error. Memory-mapped registers can be referenced in user mode by means of access that
involves address translation.
Rev. 2.0, 03/98, page 20 of 396

Advertisement

Table of Contents
loading

Table of Contents