Fabs - Hitachi SH7750 Programming Manual

High-performance risc engine superh (sh) 32-bit risc mcu/mpu series
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

10.25

FABS

Floating-Point
Absolute Value
PR
Format
0
FABS FRn
1
FABS DRn
Description
This instruction clears the most significant bit of the contents of floating-point register FRn/DRn
to 0, and stores the result in FRn/DRn.
The cause and flag fields in FPSCR are not updated.
Operation
void FABS (int n){
FR[n] = FR[n] & 0x7fffffff;
pc += 2;
}
/* Same operation is performed regardless of precision. */
Possible Exceptions:
None
Rev. 2.0, 03/99, page 244 of 396
Floating-point ABSolute value Floating-Point Instruction
Summary of Operation
|FRn| → FRn
|DRn| → DRn
Instruction Code
1111nnnn01011101 1
1111nnn001011101 1
Execution
States
T Bit

Advertisement

Table of Contents
loading

Table of Contents