Table of Contents
Advertisement
10.2.7
Timer General Register (TGR)
Bit
:
15
Initial value :
1
R/W
: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
The TGR registers are 16-bit registers with a dual function as output compare and input capture
registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each for channels
1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as
buffer registers*. The TGR registers are initialized to H'FFFF by a reset, and in hardware standby
mode.
The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.
Note: * TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD.
332
14
13
12
11
10
1
1
1
1
9
8
7
6
1
1
1
1
1
5
4
3
2
1
1
1
1
1
1
0
1
Advertisement
Table of Contents
