Interrupt Exception Handling Sequence - Hitachi H8S/2646 Hardware Manual

5.4.4

Interrupt Exception Handling Sequence

Figure 5-7 shows the interrupt exception handling sequence. The example shown is for the case
where interrupt control mode 0 is set in advanced mode, and the program area and stack area are
in on-chip memory.
Figure 5-7 Interrupt Exception Handling
121