Table of Contents
Advertisement
12.1.3
Pin Configuration
There are no pins related to the WDT.
12.1.4
Register Configuration
The WDT has five registers, as summarized in table 12-1. These registers control clock selection,
WDT mode switching, and the reset signal.
Table 12-1 WDT Registers
Channel Name
0
Timer control/status register 0 TCSR0
Timer counter 0
Reset control/status register
1
Timer control/status register 1 TCSR1
Timer counter 1
Notes: *1 Lower 16 bits of the address.
*2 For details of write operations, see section 12.2.4, Notes on Register Access.
*3 Only a write of 0 is permitted to bit 7, to clear the flag.
416
Abbreviation R/W
*3
R/(W)
TCNT0
R/W
RSTCSR0
R/(W)
R/(W)
TCNT1
R/W
Initial Value Write
H'18
H'FF74 H'FF74
H'00
H'FF74 H'FF75
*3
H'1F
H'FF76 H'FF77
*3
H'00
H'FFA2 H'FFA2
H'00
H'FFA2 H'FFA3
*1
Address
*2
Read
Advertisement
Table of Contents
