Table of Contents
Advertisement
16-Bit 2-State Access Space: Figures 7-7 to 7-9 show bus timings for a 16-bit 2-state access
space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used
for the even address, and the lower half (D7 to D0) for the odd address.
Wait states cannot be inserted.
Read
Write
Figure 7-7 Bus Timing for 16-Bit 2-State Access Space (1) (Even Address Byte Access)
ø
Address bus
AS
RD
D15 to D8
D7 to D0
HWR
LWR
D15 to D8
D7 to D0
Bus cycle
T
T
1
2
Invalid
High
Valid
High impedance
Valid
163
Advertisement
Table of Contents
