Output Timing - Hitachi H8S/2646 Hardware Manual

Hitachi 16-bit single-chip microcomputer h8s/2646 series
Table of Contents

Advertisement

11.3.2

Output Timing

If pulse output is enabled, NDR contents are transferred to PODR and output when the specified
compare match event occurs. Figure 11-3 shows the timing of these operations for the case of
normal output in groups 2 and 3, triggered by compare match A.
ø
TCNT
TGRA
Compare match
A signal
NDRH
PODRH
PO8 to PO15
Figure 11-3 Timing of Transfer and Output of NDR Contents (Example)
402
N
N+1
N
n
m
m
n
n

Advertisement

Table of Contents
loading

Table of Contents