Table of Contents
Advertisement
P5DR is initialized to H'00 if a reset occurs and in the hardware standby mode. The previous
values are retained in the software standby mode.
Port 5 Register (PORT5)
Bit
:
7
—
Initial value :
Undefined Undefined Undefined Undefined Undefined
R/W
:
—
Note: * Determined by state of pins P52 to P50.
PORT5 is an 8-bit read-only register that reflects the states of the pins. It is not possible to write to
it. Always write output data from the port 5 pins (P52 to P50) to P5DR.
If P5DDR is set to 1, the value of P5DR is returned when port 5 is read. If P5DDR is cleared to 0,
the pin states are returned when port 5 is read.
P5DDR and P5DR are initialized if a reset occurs and in the hardware standby mode, so the
content of PORT5 is determined by the pin states. The previous states are retained in the software
standby mode.
9.6.3
Pin Functions
Tables 9-10 (1) and 9-10 (2) list the pin functions for port 5. In the H8S/2648, H8S/2648R, and
H8S/2647, port 5 pins also function as SCI I/O pins (TxD2, RxD2, and SCK2).
Table 9-10 (1)
Port 5 Pin Functions (H8S/2646, H8S/2646R, H8S/2645)
Pin
Selection Method and Pin Functions
P52
Switches as follows according to the setting of the P52DDR bit.
P52DDR
Pin function
P51
Switches as follows according to the setting of the P51DDR bit.
P51DDR
Pin function
P50
Switches as follows according to the setting of the P50DDR bit.
P50DDR
Pin function
6
5
—
—
—
—
—
—
0
P52 input pin
0
P51 input pin
0
P50 input pin
4
3
2
—
P52
—*
—
R
1
0
P51
P50
—*
—*
R
R
1
P52 output pin
1
P51 output pin
1
P50 output pin
251
Advertisement
Table of Contents
