Xilinx VCU110 User Manual page 52

Hide thumbs Also See for VCU110:
Table of Contents

Advertisement

Table 1-17: VCU110 FPGA U1 GTY Quad 125 Connections
FPGA (U1) Pin Name
MGTYTXP0_125
MGTYTXN0_125
MGTYRXP0_125
MGTYRXN0_125
MGTYTXP1_125
MGTYTXN1_125
MGTYRXP1_125
MGTYRXN1_125
MGTYTXP2_125
MGTYTXN2_125
MGTYRXP2_125
MGTYRXN2_125
MGTYTXP3_125
MGTYTXN3_125
MGTYRXP3_125
MGTYRXN3_125
MGTREFCLK0P_125
MGTREFCLK0N_125
MGTREFCLK1P_125
MGTREFCLK1N_125
Notes:
1. MGT connections I/O standard not applicable.
2. Series capacitor coupled.
VCU110 Evaluation Board
UG1073 (v1.2) March 26, 2016
FPGA
Schematic Net Name
(U1) Pin
AL40
CFP4_MOD1_TX3_P
AL41
CFP4_MOD1_TX3_N
AL45
CFP4_MOD1_RX3_P
AL46
CFP4_MOD1_RX3_N
AK38
CFP4_MOD1_TX2_P
AK39
CFP4_MOD1_TX2_N
AK43
CFP4_MOD1_RX2_P
AK44
CFP4_MOD1_RX2_N
AJ40
CFP4_MOD1_TX1_P
AJ41
CFP4_MOD1_TX1_N
AJ45
CFP4_MOD1_RX1_P
AJ46
CFP4_MOD1_RX1_N
AH38
CFP4_MOD1_TX0_P
AH39
CFP4_MOD1_TX0_N
AH43
CFP4_MOD1_RX0_P
AH44
CFP4_MOD1_RX0_N
AE36
CFP4_SI5328_OUT1_BUF2_C_P
AE37
CFP4_SI5328_OUT1_BUF2_C_N
AD34
NA
AD35
NA
www.xilinx.com
Chapter 1:
VCU110 Evaluation Board Features
Connected
Connected
(1)
Pin Number
Pin Name
54
TX3P--TX0P
55
TX3N--TX0N
39
RX3P--RX3N
40
RX3N--RX3P
51
TX2P--TX1P
52
TX2N--TX1N
36
RX2P--RX2N
37
RX2N--RX2P
48
TX1P--TX2P
49
TX1N--TX2N
33
RX1P--RX1N
34
RX1N--RX1P
45
TX0P--TX3P
46
TX0N--TX3N
30
RX0N--RX0P
31
RX0P--RX0N
(2)
28
CKOUT1_P
(2)
29
CKOUT1_N
NA
NA
Send Feedback
Connected
Device
CFP4
MOD1
J108
SI5328
U179
NA
NA
NA
52

Advertisement

Table of Contents
loading

Table of Contents