Xilinx VCU110 User Manual page 140

set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
# RLD3 36-bit
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
VCU110 Evaluation Board
UG1073 (v1.2) March 26, 2016
PACKAGE_PIN B18
IOSTANDARD SSTL12
PACKAGE_PIN C20
IOSTANDARD SSTL12
PACKAGE_PIN E21
IOSTANDARD SSTL12
PACKAGE_PIN F19
IOSTANDARD SSTL12
PACKAGE_PIN D25
IOSTANDARD SSTL12
PACKAGE_PIN C24
IOSTANDARD SSTL12
PACKAGE_PIN D24
IOSTANDARD SSTL12
PACKAGE_PIN F23
IOSTANDARD SSTL12
PACKAGE_PIN E23
IOSTANDARD SSTL12
PACKAGE_PIN B22
IOSTANDARD SSTL12
PACKAGE_PIN C23
IOSTANDARD SSTL12
PACKAGE_PIN G21
IOSTANDARD SSTL12
PACKAGE_PIN F24
IOSTANDARD SSTL12
PACKAGE_PIN A23
IOSTANDARD SSTL12
PACKAGE_PIN B23
IOSTANDARD SSTL12
PACKAGE_PIN C25
IOSTANDARD SSTL12
PACKAGE_PIN E24
IOSTANDARD SSTL12
PACKAGE_PIN B25
IOSTANDARD SSTL12
PACKAGE_PIN C22
IOSTANDARD SSTL12
PACKAGE_PIN C27
IOSTANDARD SSTL12
PACKAGE_PIN D29
IOSTANDARD SSTL12
PACKAGE_PIN A29
IOSTANDARD SSTL12
PACKAGE_PIN B27
IOSTANDARD SSTL12
PACKAGE_PIN B26
IOSTANDARD SSTL12
PACKAGE_PIN A28
IOSTANDARD SSTL12
PACKAGE_PIN C28
IOSTANDARD SSTL12
PACKAGE_PIN C29
IOSTANDARD SSTL12
PACKAGE_PIN B28
IOSTANDARD SSTL12
PACKAGE_PIN K29
www.xilinx.com
Appendix D: Master Constraints File Listing
[get_ports "RLD3_18B_WE_B"]
[get_ports "RLD3_18B_WE_B"]
[get_ports "RLD3_18B_REF_B"]
[get_ports "RLD3_18B_REF_B"]
[get_ports "RLD3_18B_RESET_B"]
[get_ports "RLD3_18B_RESET_B"]
[get_ports "RLD3_18B_CS_B"]
[get_ports "RLD3_18B_CS_B"]
[get_ports "RLD3_36B_A0"]
[get_ports "RLD3_36B_A0"]
[get_ports "RLD3_36B_A3"]
[get_ports "RLD3_36B_A3"]
[get_ports "RLD3_36B_A4"]
[get_ports "RLD3_36B_A4"]
[get_ports "RLD3_36B_A5"]
[get_ports "RLD3_36B_A5"]
[get_ports "RLD3_36B_A8"]
[get_ports "RLD3_36B_A8"]
[get_ports "RLD3_36B_A9"]
[get_ports "RLD3_36B_A9"]
[get_ports "RLD3_36B_A10"]
[get_ports "RLD3_36B_A10"]
[get_ports "RLD3_36B_A13"]
[get_ports "RLD3_36B_A13"]
[get_ports "RLD3_36B_A14"]
[get_ports "RLD3_36B_A14"]
[get_ports "RLD3_36B_A17"]
[get_ports "RLD3_36B_A17"]
[get_ports "RLD3_36B_A18"]
[get_ports "RLD3_36B_A18"]
[get_ports "RLD3_36B_BA0"]
[get_ports "RLD3_36B_BA0"]
[get_ports "RLD3_36B_BA1"]
[get_ports "RLD3_36B_BA1"]
[get_ports "RLD3_36B_BA2"]
[get_ports "RLD3_36B_BA2"]
[get_ports "RLD3_36B_BA3"]
[get_ports "RLD3_36B_BA3"]
[get_ports "RLD3_36B_DQ0"]
[get_ports "RLD3_36B_DQ0"]
[get_ports "RLD3_36B_DQ1"]
[get_ports "RLD3_36B_DQ1"]
[get_ports "RLD3_36B_DQ2"]
[get_ports "RLD3_36B_DQ2"]
[get_ports "RLD3_36B_DQ3"]
[get_ports "RLD3_36B_DQ3"]
[get_ports "RLD3_36B_DQ4"]
[get_ports "RLD3_36B_DQ4"]
[get_ports "RLD3_36B_DQ5"]
[get_ports "RLD3_36B_DQ5"]
[get_ports "RLD3_36B_DQ6"]
[get_ports "RLD3_36B_DQ6"]
[get_ports "RLD3_36B_DQ7"]
[get_ports "RLD3_36B_DQ7"]
[get_ports "RLD3_36B_DQ8"]
[get_ports "RLD3_36B_DQ8"]
[get_ports "RLD3_36B_DQ9"]
140
Send Feedback