Xilinx VCU110 User Manual page 37

Hide thumbs Also See for VCU110:
Table of Contents

Advertisement

Table 1-11: VCU110 Board Clock Sources (Cont'd)
Clock Name
Jitter-attenuating clock
multiplier
Jitter-attenuating clock
multiplier
Jitter-attenuating clock
multiplier
BULLSEYE1 connector
BULLSEYE2 connector
PCIe cable
USER_SMA_CLOCK
Table 1-12
lists the VCU110 clock sources connections.
Table 1-12: VCU110 Clock Sources to XCVU190 FPGA U1 Connections
Clock Source
Reference
Schematic Net Name
Designator
and Pin
U122.22
U122.21
U122.18
U122.17
U122.14
U122.10
U32.4
U32.5
USER_SI570_CLOCK_N
U165.9
HMC_SI5328_OUT2_BUF1_C_P
U165.10
HMC_SI5328_OUT2_BUF1_C_N
U165.11
HMC_SI5328_OUT2_BUF2_C_P
U165.12
HMC_SI5328_OUT2_BUF2_C_N
U180.9
CFP4_SI5328_OUT1_BUF1_C_P
U180.10
CFP4_SI5328_OUT1_BUF1_C_N
VCU110 Evaluation Board
UG1073 (v1.2) March 26, 2016
Clock Reference
Designator
Silicon Labs Si5328C LVDS precision clock
U179/U180
multiplier/jitter-attenuator CKOUT1 drives U180 Quad clock buffer
(four buffered clocks CFP4_SI5328_OUT1_BUF[1:4]_C_P/N)
Silicon Labs Si5328C LVDS precision clock
U181/U184
multiplier/Jitter-attenuator CKOUT1 drives U184 Quad clock buffer
(two buffered clocks EXAMAX_SI5328_OUT1_BUF[1:2]_C_P/N)
Silicon Labs Si5328C LVDS precision clock
U181/U196
multiplier/Jitter-attenuator CKOUT2 drives U196 hex clock buffer
(five buffered clocks ILKN_SI5328_OUT2_BUF[1:5]_C_P/N)
Two external input clocks through BULLSEYE1 connector J87
J87
(BULLSEYE1_GTY_REFCLK[0:1]_P/N)
Two external input clocks through BULLSEYE2 connector J122
J122
(BULLSEYE2_GTY_REFCLK[0:1]_P/N)
Two external input clocks through PCIe cable J136
J136
(PCIE_CABLE_CLK_C_P/N)
J34(P)/J35(N)
Two SMA input connectors J34/J35 (USER_SMA_CLOCK_P/N)
SYSCLK_300_P
SYSCLK_300_N
CLK_125MHZ_P
CLK_125MHZ_N
(1)
FPGA_EMCCLK
(1)
SYSCTLR_CLK
USER_SI570_CLOCK_P
(2)
(2)
(2)
(2)
(2)
(2)
www.xilinx.com
Chapter 1:
VCU110 Evaluation Board Features
Description
Connected
I/O Standard
Pin
LVDS
J24
LVDS
H24
LVDS
AV20
LVDS
AW20
LVCMOS18
BE20
LVCMOS18
U111.C7
LVDS
AY20
LVDS
BA20
(3)
R11
(3)
R10
(3)
AC11
(3)
AC10
(3)
AJ36
(3)
AJ37
Connection or FPGA
(U1) Bank
71
65
65
500
65
GTH 230 REFCLK0
GTH 226 REFCLK0
GTY 122 REFCLK0
37
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents