Xilinx VCU110 User Manual page 147

set_property
set_property
# USB UART
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
# SYSMON
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
# GPIO
# DIP SW 4-POLE
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
# PUSH-BUTTON SWITCHES (DIRECTIONAL: N,S,W,E,C)
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
set_property
VCU110 Evaluation Board
UG1073 (v1.2) March 26, 2016
PACKAGE_PIN AM19
IOSTANDARD LVCMOS18
PACKAGE_PIN AT20
IOSTANDARD LVCMOS18
PACKAGE_PIN AR20
IOSTANDARD LVCMOS18
PACKAGE_PIN AR19
IOSTANDARD LVCMOS18
PACKAGE_PIN AU19
IOSTANDARD LVCMOS18
PACKAGE_PIN BE27
IOSTANDARD ANALOG
PACKAGE_PIN BE28
IOSTANDARD ANALOG
PACKAGE_PIN BA29
IOSTANDARD ANALOG
PACKAGE_PIN BB29
IOSTANDARD ANALOG
PACKAGE_PIN BC26
IOSTANDARD ANALOG
PACKAGE_PIN BD26
IOSTANDARD ANALOG
PACKAGE_PIN M21
IOSTANDARD LVCMOS12
PACKAGE_PIN L21
IOSTANDARD LVCMOS12
PACKAGE_PIN P25
IOSTANDARD LVCMOS12
PACKAGE_PIN BE16
IOSTANDARD LVCMOS18
PACKAGE_PIN BF16
IOSTANDARD LVCMOS18
PACKAGE_PIN BD28
IOSTANDARD LVCMOS15
PACKAGE_PIN BC28
IOSTANDARD LVCMOS15
PACKAGE_PIN BE25
IOSTANDARD LVCMOS15
PACKAGE_PIN BF25
IOSTANDARD LVCMOS15
PACKAGE_PIN AT11
IOSTANDARD LVCMOS18
PACKAGE_PIN BC16
IOSTANDARD LVCMOS18
PACKAGE_PIN AM16
IOSTANDARD LVCMOS18
PACKAGE_PIN AY13
IOSTANDARD LVCMOS18
PACKAGE_PIN L26
IOSTANDARD LVCMOS12
www.xilinx.com
Appendix D: Master Constraints File Listing
[get_ports "ILKN_FC_TX_SYNC_LS"]
[get_ports "ILKN_FC_TX_SYNC_LS"]
[get_ports "USB_UART_RX"]
[get_ports "USB_UART_RX"]
[get_ports "USB_UART_TX"]
[get_ports "USB_UART_TX"]
[get_ports "USB_UART_CTS"]
[get_ports "USB_UART_CTS"]
[get_ports "USB_UART_RTS"]
[get_ports "USB_UART_RTS"]
[get_ports "SYSMON_AD0_R_P"]
[get_ports "SYSMON_AD0_R_P"]
[get_ports "SYSMON_AD0_R_N"]
[get_ports "SYSMON_AD0_R_N"]
[get_ports "SYSMON_AD2_R_P"]
[get_ports "SYSMON_AD2_R_P"]
[get_ports "SYSMON_AD2_R_N"]
[get_ports "SYSMON_AD2_R_N"]
[get_ports "SYSMON_AD8_R_P"]
[get_ports "SYSMON_AD8_R_P"]
[get_ports "SYSMON_AD8_R_N"]
[get_ports "SYSMON_AD8_R_N"]
[get_ports "SYSMON_MUX_ADDR0_LS"]
[get_ports "SYSMON_MUX_ADDR0_LS"]
[get_ports "SYSMON_MUX_ADDR1_LS"]
[get_ports "SYSMON_MUX_ADDR1_LS"]
[get_ports "SYSMON_MUX_ADDR2_LS"]
[get_ports "SYSMON_MUX_ADDR2_LS"]
[get_ports "SYSMON_SCL_LS"]
[get_ports "SYSMON_SCL_LS"]
[get_ports "SYSMON_SDA_LS"]
[get_ports "SYSMON_SDA_LS"]
[get_ports "GPIO_DIP_SW0"]
[get_ports "GPIO_DIP_SW0"]
[get_ports "GPIO_DIP_SW1"]
[get_ports "GPIO_DIP_SW1"]
[get_ports "GPIO_DIP_SW2"]
[get_ports "GPIO_DIP_SW2"]
[get_ports "GPIO_DIP_SW3"]
[get_ports "GPIO_DIP_SW3"]
[get_ports "GPIO_SW_N"]
[get_ports "GPIO_SW_N"]
[get_ports "GPIO_SW_S"]
[get_ports "GPIO_SW_S"]
[get_ports "GPIO_SW_W"]
[get_ports "GPIO_SW_W"]
[get_ports "GPIO_SW_E"]
[get_ports "GPIO_SW_E"]
[get_ports "GPIO_SW_C"]
[get_ports "GPIO_SW_C"]
147
Send Feedback