Supervisor Instruction Set - Motorola DigitalDNA ColdFire MCF5272 User Manual

Processor Status, DDATA Definition
Exception Processing PST = 0xC, {PST = 0xB,DD = destination}, // stack frame
The PST/DDATA specification for the reset exception is shown below:
Exception Processing PST = 0xC,
The initial references at address 0 and 4 are never captured nor displayed since these
accesses are treated as instruction fetches.
For all types of exception processing, the PST = 0xC value is driven at all times, unless the
PST output is needed for one of the optional marker values or for the taken branch indicator
(0x5).

5.7.2 Supervisor Instruction Set

The supervisor instruction set has complete access to the user mode instructions plus the
opcodes shown below. The PST/DDATA specification for these opcodes is shown in
Table 5-23.
Table 5-23. PST/DDATA Specification for Supervisor-Mode Instructions
Instruction Operand Syntax
cpushl
halt
move.w SR,Dx
move.w {Dy,#imm},SR
movec Ry,Rc
rte
stop #imm
wdebug <ea>y
The move-to-SR and RTE instructions include an optional PST = 0x3 value, indicating an
entry into user mode. Additionally, if the execution of a RTE instruction returns the
processor to emulator mode, a multiple-cycle status of 0xD is signaled.
Similar to the exception processing mode, the stopped state (PST = 0xE) and the halted
state (PST = 0xF) display this status throughout the entire time the ColdFire processor is in
the given mode.
5-44
{PST = 0xB,DD = destination}, // stack frame
{PST = 0xB,DD = source},
PST = 0x5, {PST = [0x9AB],DD = target}
PST = 0x5, {PST = [0x9AB],DD = target}
PST = 0x1
PST = 0x1,
PST = 0xF
PST = 0x1
PST = 0x1, {PST = 0x3}
PST = 0x1
PST = 0x7, {PST = 0xB, DD = source operand}, {PST = 3}, { PST = 0xB,
DD = source operand},
PST = 0x5, {[PST = 0x9AB], DD = target address}
PST = 0x1,
PST = 0xE
PST = 0x1, {PST = 0xB, DD = source, PST = 0xB, DD = source}
MCF5272 User's Manual
// vector read
// handler PC
// handler PC
PST/DDATA