Figure 19.3-2 Sample operation flow for µ µ µ µ DMA operation in single mode
Start
AN1
AN2
AN3
End
CHAPTER 19 8/10-BIT A/D CONVERTER
Interrupt → µDMA transfer
Interrupt → µDMA transfer
Interrupt → µDMA transfer
Interrupt sequence
Performed in parallel
369