Fujitsu F2MC-16LX Hardware Manual page 19

• 16-bit PPG: 3 channels (8 bits x 6 channels; mode switching function of 16 bits x 3 channels)
• 8/16-bit U/D timer: 1 channel
• 16-bit PWC: 3 channels (function that compares input by two of the three channels is
installed)
• 16-bit reload timer: 1 channel(8 bits x 2 channels; mode switching function of 16 bits x 1
channel)
• 16-bit input/output timer (input capture x 2 channels; output compare x 6 channels; free-run
timer x 1 channel)
• Built-in dual-system clock generator
• Power-saving mode (e.g., stop, sleep, CPU intermittent operation mode, watch mode)
• Package: QFP100/LQFP100
• CMOS technology
• Available for 3-V single power supply (some pins supply 3/5 V of power from a dual power
supply to support 5-V I/F)
CHAPTER 1 OVERVIEW OF MB90470
3