Fujitsu F2MC-16LX Hardware Manual page 246

Mb90470 series 16-bit microcontroller
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

CHAPTER 12 16-BIT INPUT/OUTPUT TIMER
[Bits 12, 11, 10] MSI2, MSI1, MSI0
These bits specify the count with which a compare clear interrupt is masked. It consists of 3-
bit reload counter that reloads the count value every time the counter value reaches "000
During writing to this register, the count value is also loaded, where mask count = specified
count (e.g., set to "010
"000
B
[Bit 9] ICLR
This bit is the interrupt request flag for compare clear. If the compare clear register and 16-
bit free-running timer are found to have matching values by compare and the counter is
cleared, this bit is set to "1". If the interrupt request permit bit (bit 8: ICRE) is set, an interrupt
occurs. This bit is cleared by writing "0". Writing "1" has no effect. An instruction of the read-
modify-write type always reads "1".
0
1
[Bit 8] ICRE
This bit is the interrupt permit bit for compare clear. If this bit is set to "1" and the interrupt
flag (bit 9: ICLR) is set to "1", then an interrupt occurs.
0
1
[Bit 7] IVF
This bit is the interrupt request flag of the 16-bit free-running timer. If the 16-bit free-running
timer causes an overflow or mode setting results in a match between the compare clear
register and compare results so that the counter is cleared, then the IVF bit is set to "1". If
the interrupt request permit bit (bit 5: IVFE) is set, an interrupt occurs. This bit is cleared by
writing "0". Writing "1" has no effect. An instruction of the read-modify-write type reads "1".
0
1
[Bit 6] IVFE
This bit is the interrupt permit bit for the 16-bit free-running timer. If this bit is set to "1" when
the write flag (bit 5: IVF) is set to "1", an interrupt occurs.
0
1
230
" when masked twice and the third time is interrupted). However, if
B
" is set, no interrupt cause is masked.
No interrupt request issued (initial value)
Interrupt request issued
Interrupt prohibited (initial value)
Interrupt permitted
No interrupt request used (initial value)
Interrupt request used
Interrupt prohibit (initial value)
Interrupt permit
".
B

Advertisement

Table of Contents
loading

Table of Contents