Table of Contents
Advertisement
19.4.3
Selection of Waiting Time for Exit from Software Standby Mode
Bits STS2 to STS0 in SYSCR and bits DIV1 and DIV0 in DIVCR should be set as follows.
Crystal Resonator: Set STS2 to STS0, DIV1, and DIV0 so that the waiting time (for the clock to
stabilize) is at least 7 ms. Table 19.3 indicates the waiting times that are selected by STS2 to
STS0, DIV1, and DIV0 settings at various system clock frequencies.
External Clock: Any values may be set.
Table 19.3 Clock Frequency and Waiting Time for Clock to Settle
DIV1 DIV0 STS2 STS1 STS0 Waiting Time 20 MHz 18 MHz 16 MHz 12 MHz 10 MHz 8 MHz 6 MHz 4 MHz 2 MHz 1 MHz
0
0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
0
1
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
1
0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
1
1
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
* : Recommended setting
566
8192 states
0.4
0.46
16384 states 0.8
0.91
32768 states 1.6
1.8
65536 states 3.3
3.6
131072 states 6.6
7.3*
262144 states 13.1*
14.6
1024 states
0.05
0.057
8192 states
0.8
0.91
16384 states 1.6
1.8
32768 states 3.3
3.6
65536 states 6.6
7.3*
131072 states 13.1*
14.6
262144 states 26.2
29.1
1024 states
0.10
0.11
8192 states
1.6
1.8
16384 states 3.3
3.6
32768 states 6.6
7.3*
65536 states 13.1*
14.6
131072 states 26.2
29.1
262144 states 52.4
58.3
1024 states
0.20
0.23
8192 states
3.3
3.6
16384 states 6.6
7.3*
32768 states 13.1*
14.6
65536 states 26.2
29.1
131072 states 52.4
58.3
262144 states 104.9
116.5
1024 states
0.41
0.46
0.51
0.65
0.8
1.0
1.0
1.3
1.6
2.0
2.0
2.7
3.3
4.1
4.1
5.5
6.6
8.2*
8.2*
10.9*
13.1*
16.4
16.4
21.8
26.2
32.8
0.064
0.085
0.10
0.13
Illegal setting
1.02
1.4
1.6
2.0
2.0
2.7
3.3
4.1
4.1
5.5
6.6
8.2*
8.2*
10.9*
13.1*
16.4
16.4
21.8
26.2
32.8
32.8
43.7
52.4
65.5
0.13
0.17
0.20
0.26
Illegal setting
2.0
2.7
3.3
4.1
4.1
5.5
6.6
8.2*
8.2*
10.9*
13.1*
16.4
16.4
21.8
26.2
32.8
32.8
43.7
52.4
65.5
65.5
87.4
104.9
131.1 174.8 262.1 524.3 1048.6
0.26
0.34
0.41
0.51
Illegal setting
4.1
5.5
6.6
8.2*
8.2*
10.9*
13.1*
16.4
16.4
21.8
26.2
32.8
32.8
43.7
52.4
65.5
65.5
87.4
104.9
131.1 174.8 262.1 524.3 1048.6
131.1
174.8
209.7
262.1 349.5 524.3 1048.6 2097.1
0.51
0.68
0.82
1.0
Illegal setting
1.3
2.0
4.1
8.2*
2.7
4.1
8.2*
16.4
5.5
8.2*
16.4
32.8
10.9* 16.4
32.8
65.5
21.8
32.8
65.5
131.1
43.7
65.5
131.1 262.1
0.17
0.26
0.51
1.0
2.7
4.1
8.2*
16.4*
5.5
8.2*
16.4
32.8
10.9* 16.4
32.8
65.5
21.8
32.8
65.5
131.1
43.7
65.5
131.1 262.1
87.4
131.1 262.1 524.3
0.34
0.51
1.0
2.0
5.5
8.2*
16.4* 32.8*
10.9* 16.4
32.8
65.5
21.8
32.8
65.5
131.1
43.7
65.5
131.1 262.1
87.4
131.1 262.1 524.3
0.68
1.02
2.0
4.1
10.9* 16.4* 32.8* 65.5
21.8
32.8
65.5
131.1
43.7
65.5
131.1 262.1
87.4
131.1 262.1 524.3
1.4
2.0
4.1
8.2*
Unit
ms
ms
ms
ms
Advertisement
Table of Contents
