Pentium ® M/Celeron ® M Processor System Bus Strapping - Intel 855GME Design Manual

Chipset, ich embedded platform
Hide thumbs Also See for 855GME:
Table of Contents

Advertisement

®
Intel
855GME Chipset and Intel
Figure 33. COMP2 and COMP0 18-mil Wide Dog Bones and Traces
COMP2
4.1.10
Pentium
The Intel Pentium M/Celeron M processor and GMCH both have pins that require termination for
proper component operation.
For the Intel Pentium M/Celeron M processor, a stuffing option shall be provided for the TEST[3]
pin to allow a 1 kΩ ±5 percent pull-down to ground for testing purposes. For proper processor
operation, the resistor shall not be stuffed. Resistors for the stuffing option on these pins shall be
placed within 2.0 inches of the Intel Pentium M/Celeron M processor.
recommended layout for the stuffing options. For normal operation, these resistors shall not be
stuffed.
The Intel Pentium M/Celeron M processor's ITP signals, TDI, TMS, TRST and TCK shall assume
default logic values even if the ITP debug port is not used. The TDO signal may be left open or no
connect in this case.
resistors shall be connected to the Intel Pentium M/Celeron M processor within 2.0 inches from
their respective pins.
Note:
Table 18
used. Refer to
not recommend use of the ITP interposer debug port if there is a dependence only on the
motherboard termination resistors.
72
®
6300ESB ICH Embedded Platform Design Guide
PRIMARY SIDE
PRIMARY SIDE
COMP0
COMP0
COMP1
CO MP1
18- mil Dog Bone
18 - mil Dog Bone
PRIMARY SIDE
COMP3
®
®
M/Celeron
Table 18
summarizes the default strapping resistors for these signals. These
is applicable only when neither the onboard ITP nor ITP interposer are planned to be
Section 4.2.2
on cautions against designs with lack of debug tools support. Intel does
SECONDARY SIDE
SECONDARY SIDE
27.4 Ω 1%
27.4 Ω 1%
SECONDARY SIDE
SECONDARY SIDE
M Processor System Bus Strapping
18 -mil Trace
18 - mil Trace
27.4 Ω 1%
27.4
Figure 2
illustrates the

Advertisement

Table of Contents
loading

This manual is also suitable for:

6300esb

Table of Contents