Intel 855GME Design Manual page 279

Chipset, ich embedded platform
Hide thumbs Also See for 855GME:
Table of Contents

Advertisement

®
Intel
855GME Chipset and Intel
Table 127. DVO Checklist (Sheet 2 of 2)
Pin Name
DVOCFLDSTL
DVOBCINTR#
DVOBCCLKINT
DVOBD[11:0]
DVOBCLK,
DVOBCLK#
DVOBHSYNC
DVOBVSYNC
DVOBBLANK#
DVOBFLDSTL
(pin M2)
MI2CCLK,
MI2CDATA
MDVICLK,
MDVIDATA
MDDCCLK,
MDDCDATA
ADDID[6:0]
ADDID7
GCLKIN
DVODETECT
DPMS
®
6300ESB ICH Embedded Platform Design Guide
System
Pull-up/Pull-down
100 K Ω pull-down to GND
100 K Ω pull-up to
V_1P5_CORE
100 K Ω pull-down to GND
100 K Ω pull-down to GND
2.2 K Ω pull-up to
V_1P5_CORE
2.2 K Ω pull-up to
V_1P5_CORE
2.2 K Ω pull-up to
V_1P5_CORE
1 K Ω pull-down to GND if
DVO device is onboard
33 ohm series at CK409
1 K Ω pull-up to
V_1P5_CORE if DVO
interface is unused
January 2007
Schematic Checklist Summary
Notes
Pull-down resistor required only if signal is unused
(10 K-100 K). It is up to DVO device to drive this signal.
For AGP this signal is: GAD[31].
Pull-up resistor required only if signal is unused
(10 K-100 K). It is up to the DVO device to drive this
signal. For AGP this signal is: GAD[30].
Pull-down resistor required only if signal is unused
(10 K-100 K). It is up to the DVO device to drive this
signal. For AGP this signal is: GAD[13].
When this port is unused, it may be left as NC. For
AGP these signals are: GAD[12:2]. Refer to Chapter
3.6.3 of the 855GME datasheet for exact assignment.
When this port is unused, it may be left as NC.
For AGP these signals are: AD_STB0, AD_STB0#
When this port is unused, it may be left as NC. For
AGP this signal is: GAD[0].
When this port is unused, it may be left as NC. For
AGP this signal is: GAD[1].
When this port is unused, it may be left as NC. For
AGP this signal is: GCBE#1.
Pull-down resistor required only if this signal is unused
(10K-100K). For AGP this signal is: GAD[14].
Pull-up resistor required on each signal even if they are
unused (2.2 K-100 K). This signal is 1.5 V tolerant. It
may require voltage translation circuit. For AGP these
signals are: GIRDY#, GDEVSEL#.
Pull-up resistor required on each signal even if they are
unused (2.2 K-100 K). This signal is 1.5 V tolerant. It
may require voltage translation circuit. For AGP these
signals are: GTRDY#, GFRAME#.
Pull-up resistor required on each signal even if they are
unused (2.2 K-100 K). This signal is 1.5 V tolerant. It
may require voltage translation circuit. For AGP these
signals are: GSTOP#, GAD[15].
Leave as NC. For AGP these signals are: GSBA[6:0].
When DVO interface is not used, this signal may be left
as NC. Otherwise, pull-down is needed. For AGP this
signal is: GSBA[7].
Connect to CK409, 66 MHz clock.
When DVO interface is used, leave as NC. This signal
has internal pull-down. For AGP this signal is: GPAR.
Connect to 1.5 V version of the 6300ESB's SUSCLK or
a clock that runs during S1. For AGP this signal is:
GPIPE. See
Section 7.2.11
for the DPMS clock
isolation circuit.
279

Advertisement

Table of Contents
loading

This manual is also suitable for:

6300esb

Table of Contents