Schematic Checklist Summary; Intel ® Pentium ® M/Celeron ® M Processor Checklist; Connection Recommendations - Intel 855GME Design Manual

Chipset, ich embedded platform
Hide thumbs Also See for 855GME:
Table of Contents

Advertisement

®
Intel
855GME Chipset and Intel

Schematic Checklist Summary

The following checklist provides design recommendations and guidance for Intel
®
Celeron
The schematic checklist is a tool used to ensure that design recommendations detailed in this
Platform Design Guide have been followed prior to schematic reviews. The items contained in this
checklist attempt to address important connections and critical supporting circuitry; however, it is
not a complete list. For complete design recommendations, refer to the main content of this
document (referred to as the Platform Design Guide) and the appended Customer Reference Board
(CRB) schematics. The information in this guide is subject to change.
Note: Unless otherwise specified the default tolerance on resistors is ± 5 percent
®
12.1
Intel
12.1.1

Connection Recommendations

Table 115
INIT# (for Intel Pentium M/Celeron M processor).
circuit for PROCHOT# (for Intel Pentium M/Celeron M processor).
Table 115. Connection Recommendations (Sheet 1 of 3)
Pin Name
A20M#
BR0#
COMP0,
COMP2
COMP1,
COMP3
DPSLP#
FERR#
GTLREF
M processor systems with the Intel
®
Pentium
M/Celeron
presents the connection recommendations.
System
Pull-up/Pull-down
27.4 Ω ± 1%
pull-down to GND
54.9 Ω ± 1%
pull-down to GND
4.7 K Ω pull-up to
VCCP at CPU
1 K Ω pull-up to
VCCP at GMCH
56 Ω pull-up to
VCCP
1 K Ω ± 1%
pull-up to VCCP
2 K Ω ± 1%
pull-down to GND
January 2007
®
6300ESB ICH Embedded Platform Design Guide
®
855GME chipset.
®
M Processor Checklist
Figure 148
Figure 149
Series
Voltage
Termination
Translation
56 Ω from
pull-up to
6300ESB pin
Schematic Checklist Summary
®
Pentium
.
depicts the routing illustration for
depicts the voltage translation
Notes
Point-to-point connection to the
6300ESB, (A20M# signal).
Point-to-point connection to
GMCH (BREQ0# signal).
Resistor placed within 0.5" of
processor pin. Trace shall be
27.4 Ω ± 15%.
Resistor placed within 0.5" of
processor pin. Trace shall be
55 Ω ± 15%.
Used only with the ICH4-M. The
6300ESB does not provide this
signal.
Point-to-point connection to
6300ESB (FERR# signal), with
pull-up resistor and series
resistor placed by the 6300ESB.
Voltage divider shall be placed
within 0.5" of processor pin.
12
®
M/
265

Advertisement

Table of Contents
loading

This manual is also suitable for:

6300esb

Table of Contents