Sataled# Implementation; Sata Bias Connections; Sataled# Circuitry Example; Sata Bias Routing Summary - Intel 855GME Design Manual

Chipset, ich embedded platform
Hide thumbs Also See for 855GME:
Table of Contents

Advertisement

®
Intel
855GME Chipset and Intel
Figure 93.

SATA BIAS Connections

Table 73.

SATA BIAS Routing Summary

Trace Impedance
55 Ω ± 10%
9.1.1.6

SATALED# Implementation

The 6300ESB provides a signal (SATALED#) to indicate SATA device activity. In order for this
signal to work in conjunction with Parallel ATA hard drives, Intel recommends implementing the
glue logic shown in
Figure 94.

SATALED# Circuitry Example

From Primary and
Secondary IDE Connectors
SATALED#
This signal is open-drain and requires an weak external pull-up to Vcc3.3. When low, SATALED#
indicates SATA device activity and should activate the hard drive LED. When tri-stated, the signal
will not activate the LED.
Note: Ensure that all connectors and cables comply with the SATA Gold Specification , Revision 1.0 , dated
August 29, 2001 or later.
®
6300ESB ICH Embedded Platform Design Guide
SATARBIASP/SATARBIASN Routing Requirements
5 mil width, 5 mil spacing
Figure
94.
Glue Logic
Vcc3_3
Vcc3_3
Vcc3_3
January 2007
®
Intel
6300ESB Design Guidelines
Maximum Trace Length
500 mils
Hard Drive LED
193

Advertisement

Table of Contents
loading

This manual is also suitable for:

6300esb

Table of Contents