Table of Contents
Advertisement
®
Intel
855GME Chipset and Intel
Layout Checklist
Table 148. Processor Layout Checklist (Sheet 3 of 7)
Checklist Items
IGNNE#
LINT0/INTR
LINT1/NMI
SMI#
SLP#
A20M#
STPCLK#
INIT#
BPM[3:0]#
PRDY#
PREQ#
302
®
6300ESB ICH Embedded Platform Design Guide
Recommendations
•
May be routed as strip-line or micro-strip
with trace impedance = 55 Ω ± 15%.
• Implement a point-to-point connection
between the 6300ESB and CPU, trace
length range between 0.5 and 12 inches.
• No additional components are necessary for
this topology.
• May be routed as strip-line or micro-strip with
trace impedance = 55 Ω ± 15%.
• Route signal point-to-point between the
6300ESB and CPU, trace length range
between 0.5 and 12 inches.
• Voltage level translation is required from the
6300ESB INIT# pin to FWH.
• Place series resistor Rs at the beginning of
trace T-split and within 3 inches from Q1.
Processor In Target Probe (ITP) Signals for ITP700FLEX Debug Port
• Route as a point-to-point transmission line
connections from CPU pins to the
ITP700FLEX connector via Zo = 55 Ω ± 15%
traces. Limit trace length to shorter than 6
inches.
ITP700
to
CPU
BPM[3:0]#
BPM[3:0]#
BPM4#
PRDY#
BPM5#
PREQ#
• Length match to each other within ± 50 ps.
• These signals also must be length matched
to the net lengths of the RESET# signal
within ± 50 ps, as detailed in
• Keep a minimum of 2:1 spacing in between
these signals and to other signals.
• Reference these signals to ground planes
and avoid routing across power plane splits.
• The number of routing layer transitions
should be minimized. When layout
constraints require a routing layer transition,
any such transition shall be accompanied
with ground stitching vias placed within 100
mils of the signal via with at least one ground
via for every two signals making a layer
transition.
• Asynchronous CMOS Input
Signals.
• Refer to Topology 2B in
Section
• Asynchronous CMOS Input
Signal.
• Refer to Topology 3 in
Section 4.1.5.6
and trace length
recommendations.
• Refer also to
more details on voltage translation
recommendations.
• The Intel customer reference
board makes use of an optional
alternative circuit for FWH voltage
translation. Refer to schematic
appendix.
• Refer to
design considerations when
implementing ITP700FLEX.
• Refer to
on signal propagation time to
distance relationships for the
length matching requirements
Section
4.3.1.1.
shown in this table as periods of
time.
• Refer to
strapping and placement when
ITP debug port is not
implemented.
Comments
4.1.5.5.
for resistor values
Section 4.1.5.7
for
Section 4.3
for important
Section 4.1.1.4
for details
Section 4.1.10
for default
Advertisement
Table of Contents
