Intel 6300ESB ICH User Manual
Intel 6300ESB ICH User Manual

Intel 6300ESB ICH User Manual

Processor with 800 mhz system bus, chipset and development kit
Hide thumbs Also See for 6300ESB ICH:
Table of Contents

Advertisement

Quick Links

®
Intel
Xeon™ Processor with 800
®
MHz System Bus, Intel
E7520
®
Chipset, and Intel
6300ESB ICH
Development Kit
User's Manual
September 2004
Reference Number: 300281-003

Advertisement

Table of Contents
loading

Summary of Contents for Intel 6300ESB ICH

  • Page 1 ® Intel Xeon™ Processor with 800 ® MHz System Bus, Intel E7520 ® Chipset, and Intel 6300ESB ICH Development Kit User’s Manual September 2004 Reference Number: 300281-003...
  • Page 2 Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.
  • Page 3: Table Of Contents

    VRD VID Headers...30 Miscellaneous Buttons ...32 Debug Procedure ... 33 Level 1 Debug (Port 80/BIOS) ...33 Level 2 Debug (Power Sequence) ... 34 ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel ® 6300ESB ICH Development Kit User’s Manual Contents...
  • Page 4: Intel ® Xeon™ Processor, Intel

    Contents Level 3 Debug (Voltage References)... 34 Heatsink Assembly ... 35 Processor Heat Sink Installation Instructions ... 36 ® Intel Xeon™ Processor, Intel ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual...
  • Page 5 Figures ® Intel Xeon™ Processor with 800 MHz System Bus and Intel 6300ESB Customer Reference Board Block Diagram ... 9 Placement - Top View... 10 DDR2 400 Memory - DIMM Ordering ... 12 ® Intel Xeon™ Processor with 800 MHz System Bus and Intel 6300ESB Customer Reference Board Jumper...
  • Page 6: Revision History

    Changed figures that referenced PCI-X to PCI-X 133 MHz; changed jumpers on Figure 4; made other miscellaneous changes. Changed code names to public names; clarified illustrations. Initial release of this document. ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual Description...
  • Page 7: Product Overview

    6300ESB ICH Development Kit comprise an IA-32 based dual-processor platform. This platform serves as a reference for OEMs development platform. This and other development kits from Intel provide a fully working product with range of performance options which can be modified or used immediately for product development.
  • Page 8: Products Feature List

    — One PCI Express x8 slot — One PCI Express x4 slot — One 5 V PCI-32/33 slot connected through the Intel — Two 3.3 V PCI-X 64/66 slots connected through the Intel • Low Pin Count Bus — National* LPC 47M172 Super I/O residing on LPC bus —...
  • Page 9: Block Diagram

    Intel system bus and Intel Block Diagram ® Figure 1. Intel Xeon™ Processor with 800 MHz System Bus and Intel 6300ESB Customer Reference Board Block Diagram PCI-X 133 MHz P CI-X 100MHz ® ®...
  • Page 10: Placement - Top View

    Product Overview Figure 2. Placement - Top View ® ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual...
  • Page 11: Memory Subsystem

    Memory Subsystem The memory subsystem is designed to support Double Data Rate2(DDR2) Synchronous Dynamic Random Access Memory (SDRAM) using the Intel(R) E7520 MCH. The MCH provides two independent DDR channels, which support DDR2 400 DIMMs. The peak bandwidth of each DDR2 branch channel is 3.2 Gbyte/s (8 bytes x 400 MT/s) with DDR2 400.
  • Page 12: Memory Population Rules And Configurations

    DIMMs are used. This recommendation is based on the signal integrity requirements of the DDR2 interface. Figure 3. DDR2 400 Memory - DIMM Ordering ® Intel Xeon™ Processor, Intel ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual 3519-01...
  • Page 13: Platform Management

    Halt and Stop Clock (processor C1 and C2 states). S0 affords the fastest wake-up response time of any sleep state because the system remains fully powered and memory is intact. ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel Platform Management ® 6300ESB ICH Development Kit User’s Manual...
  • Page 14: S1 State

    Although the system must power up and fully boot, boot time to an application is reduced because the platform is returned to the same system state as when the preceding power off occurred. ® Intel Xeon™ Processor, Intel ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual...
  • Page 15: S5 State

    The LM 93 monitors the majority of the system voltages. The VID signals from the processors are also monitored by LM 93. All voltage levels can be read via the SMBus. ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel Platform Management ® 6300ESB ICH Development Kit User’s Manual...
  • Page 16: Processor Thermal Management

    ® Intel Xeon™ Processor, Intel ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual...
  • Page 17: Equipment Required For Crb Usage

    Monitor • PS/2 mouse and keyboard Visually inspect the board and ensure that the MCH, Intel other components did not shake loose during shipment. If the board has any loose or missing components, contact your Intel representative. Caution: Powering up without all components installed correctly could lead to a power-up failure that could damage the board.
  • Page 18: Driver And Os Requirements

    Equipment Required for CRB Usage Driver and OS Requirements The required INF driver for the CRB supports the functionality of the Intel Controller and PXH. The INF file will be included with Red Hat compatible drivers on the CD shipped with the kit.
  • Page 19 & ich5 southbridges patches/ide-sata/ide_pci-hr-ich5.patch integrated into the esb6300 & ich5 southbridges patches/ide-sata/pci_irq-hr.patch integrated into the esb6300 & ich5 southbridges ® ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual...
  • Page 20 Intel INF update utility 3.2.1.4 Third Party Drivers Included on the CD is software compatible with the ATI Rage* Mobility-M Graphics Accelerator 021112a-006561C-ATI.zip. ® Intel Xeon™ Processor, Intel ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual...
  • Page 21: Jumpers And Headers

    6300ESB Customer Reference Board. Jumpers Figure 4 depicts all jumpers on the CRB. Review Table 4 ® Figure 4. Intel Xeon™ Processor with 800 MHz System Bus and Intel 6300ESB Customer Reference Board Jumper J1A1 J2G3 J2H114 ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel ®...
  • Page 22: Jumper Settings

    1-2: Enable 3.3 V AUX for wake events Open: 3.3 V Operation Only Enable PXH J2G2 1-2: Enable Open: Disable Prevents the system from rebooting following a reset from Intel 6300ESB I/O Controller J2G3 1-2: No Reboot Open: Normal Enable on SIO J2J1 1-2: Enable...
  • Page 23 Intel 6300ESB I/O Controller Top Swap 1-2: Top Swap J5F1 Open: Normal See MCH Documentation for alternative Gear J5F113 Ratios for MCH FSB/Memory ® 6300ESB ICH Development Kit User’s Manual Jumpers and Headers Default Position SPEED Normal RSVD BSEL0: 1-2...
  • Page 24 Manual VID select J9K1 1-2: Manual select Open: CPU select 1-2: VID[5] 3-4: VID[4] 5-6: VID[3] J9K2 7-8: VID[2] 9-10: VID[1] 11-12: VID[0] ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual Default Position Open Open Open Open Open Required...
  • Page 25: System Overview

    Power Diagrams Figure 5 shows the power distribution for the CRB. Refer to the CRB schematics for details on the power distribution logic. (Contact your Intel field sales representative to obtain the schematics file.) Figure 5. Power Distribution Block Diagram 12 V 5.0 V...
  • Page 26: Platform Clocking

    6300ESB Controller 32.786 MHz HI LAI 29.499 MHz Video Port 80 DB800 PCI 2.2 ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual DDRA DDRB PCI-X PCI-X PXH_SRC_ 100MHZ_CLK EXP_SLOT5_ 100MHZ_CLK PCI Express Slot EXP_SLOT6_ 100MHZ_CLK PCI Express Slot...
  • Page 27: Platform Resets

    Platform Resets Figure 7 depicts the reset logic for the CRB. The Intel 6300ESB I/O Controller provides most of the reset following assertion of power good and system reset. However, the glue logic within the SIO is also used to buffer reset to PXH, MCH, FWH, and IDE.
  • Page 28: Smbus

    Addr 0xA2 Addr 0xAA DDR CH A DDR CH B ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual PCI-X 133 MHz Slot (Slot #1) PCI-X 100 MHz Slot (Slot #2) PCI-X 100 MHz Slot (Slot #3) PCI Express...
  • Page 29: Platform Irq Routing

    Express bus. The PXH uses PAIRQ for the Channel A interface to PCI-X 64-bit/100 MHz peripherals and PBIRQ for the Channel B interface to PCI-X 64/133. MSI and Non Maskable Interrupt (NMI) are connected from the Intel 6300ESB I/O Controller to CPU0 and CPU1. The platform also supports MSI for maskable and non-maskable interrupts.
  • Page 30: Vrd Vid Headers

    0.9375 0.9500 0.9625 0.9750 0.9875 1.0000 1.0125 1.0250 1.0375 1.0500 1.0625 1.0750 1.0875 ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual Table 5 provides CC_MAX VID2 VID1 VID0 1.2125 1.2250 1.2375 1.2500 1.2625 1.2750 1.2875 1.3000 1.3125 1.3250...
  • Page 31 Processor VRD Settings (Sheet 2 of 2) ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel 1.1000 1.1125 1.1250 1.1375 1.1500 1.1625 1.1750 1.1875 1.2000 ® 6300ESB ICH Development Kit User’s Manual System Overview 1.4875 1.5000 1.5125 1.5250 1.5375 1.5500 1.5625 1.5750 1.5875 1.6000...
  • Page 32: Miscellaneous Buttons

    J4H1 J5H1 J4H5 J4H3 J4H4 J5H3 CPU 1 J4J3 J4H6 J4J1 J2J1 J4J2 J3J1/J3J2 J4J7 J4J5 J4K1 J4K2 ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual J7F1 J9G4 J9G3 J9H2 CPU 0 J8J1 J7K1 J9K1 J9K2 3520-03...
  • Page 33: Debug Procedure

    Debug Procedure The debug procedures in this section are used to determine baseline functionality for the Intel Xeon™ Processor with 800 MHz System Bus, Intel Development Kit. This is a cursory set of tests designed to provide a level of confidence in the platform operation.
  • Page 34: Level 2 Debug (Power Sequence)

    R6F2: 0.775 V Vref incorrect: check resistor values R3M1: 0.9 V Vref incorrect: check resistor values R2M1: 0.9 V Vref incorrect: check resistor values ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual Cause of Failure Cause of Failure...
  • Page 35: Components Requiring Heat Sink Assembly

    Heatsink Assembly This section provides heatsink assembly instructions for the Intel MHz System Bus, Intel Components requiring post-secondary heat sink assembly are listed in Table 9. Components Requiring Heat Sink Assembly Component Processors (See Figure 11.) Figure 11. Components Requiring Heat Sink Assembly ®...
  • Page 36: Inserting Processor In Socket

    Inserting Processor in Socket 2. Clean the processor’s top surface with a clean towel and isopropyl alcohol. (See Figure 13. Cleaning the Processor Surface ® Intel Xeon™ Processor, Intel ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual Figure 13.)
  • Page 37: Installing The Processor Backplate

    5. Place the heat sink on top of the CPU and align the four screws to the threads of the backplate. ® ® Intel Xeon™ Processor, Intel E7520 Chipset, Intel Figure 15.) ® 6300ESB ICH Development Kit User’s Manual Heatsink Assembly Figure 14.) Remove plastic...
  • Page 38: Installing The Heatsink

    7. Plug the fan connector into the nearest fan connector on the PCB. 8. If applicable, repeat this process for the second processor. ® Intel Xeon™ Processor, Intel ® ® E7520 Chipset, Intel 6300ESB ICH Development Kit User’s Manual Tighten screw 4 Tighten screw 2 Figure 16. The...

This manual is also suitable for:

E7520Xeon

Table of Contents