ARM ARM966E-S Technical Reference Manual page 8

List of Tables
Table 11-5
Table 11-6
Table 11-7
Table A-1
Table A-2
Table A-3
Table A-4
Table A-5
Table A-6
Table A-7
Table A-8
Table B-1
viii
AHB buffered writes cycles ..................................................................................... 11-9
Interrupt latency cycle summary ........................................................................... 11-10
Interrupt latency calculated examples .................................................................. 11-11
Clock interface signals .............................................................................................. A-3
AHB signals .............................................................................................................. A-4
Coprocessor interface signals .................................................................................. A-6
Debug signals ........................................................................................................... A-8
Miscellaneous signals ............................................................................................. A-11
ETM interface signals ............................................................................................. A-12
INTEST wrapper signals ......................................................................................... A-14
DMA signals ............................................................................................................ A-15
AC parameters ........................................................................................................ B-12
Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0186A