Intel 2ND GENERATION CORE PROCESSOR FAMILY DESKTOP - DATASHEET VOLUME 2 01-2011 Datasheet page 47

Table of Contents

Advertisement

Processor Configuration Registers
Table 2-7.
PCI Device 0, Function 0 Register Address Map (Sheet 2 of 2)
Address
Offset
81h
82h
83h
84h
85h
86h
87h
88h
89–8Fh
90–97h
98–9Fh
A0–A7h
A8–AFh
B0–B3h
B4–B7h
B8–BBh
BC–BFh
C0–CFh
D0–DBh
DC–DFh
E0–E3h
E4–E7h
E8–EBh
Datasheet, Volume 2
Register
Symbol
PAM1
Programmable Attribute Map 1
PAM2
Programmable Attribute Map 2
PAM3
Programmable Attribute Map 3
PAM4
Programmable Attribute Map 4
PAM5
Programmable Attribute Map 5
PAM6
Programmable Attribute Map 6
LAC
Legacy Access Control
Reserved
RSVD
RSVD
Reserved
Remap Base Address Register
REMAPBASE
Remap Limit Address Register
REMAPLIMIT
Top of Memory
TOM
Top of Upper Usable DRAM
TOUUD
BDSM
Base Data of Stolen Memory
BGSM
Base of GTT stolen Memory
TSEGMB
TSEG Memory Base
TOLUD
Top of Low Usable DRAM
RSVD
Reserved
RSVD
Reserved
SKPD
Scratchpad Data
RSVD
Reserved
Capabilities A
CAPID0_A
RSVD
Reserved
Register Name
Reset Value
Access
00h
RW
00h
RW
00h
RW
00h
RW
00h
RW
00h
RW
00h
RW
RW-L, RW-KL,
02h
RW-LV, RO
0h
RO
0000000FFFF
RW-KL, RW-L
00000h
00000000000
RW-KL, RW-L
00000h
0000007FFFF
RW-KL, RW-L
00000h
00000000000
RW-KL, RW-L
00000h
00000000h
RW-KL, RW-L
00100000h
RW-KL, RW-L
00000000h
RW-KL, RW-L
00100000h
RW-KL, RW-L
0h
RO
0h
RO
00000000h
RW
0h
RO
RO-FW, RO-
00000000h
KFW
00000000h
RO-FW
47

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents