M
1
6
C
2 /
6
A
G
o r
u
p
(
M
1
6
17.6.6 DMA Transfer
In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to "0".
(the auto-programming or auto-erasing duration ).
17.6.7 Writing Command and Data
Write the command code and data to even addresses in the user ROM area.
17.6.8 Wait Mode
When entering wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the
WAIT instruction.
17.6.9 Stop Mode
When entering stop mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable the DMA
transfer before setting the CM10 bit to "1" (stop mode).
17.6.10 Low Power Consumption Mode and On-chip Oscillator-Low Power Consump-
tion Mode
If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands.
• Program
• Block erase
R
e
. v
2
0 .
0
F
e
b
1 .
, 5
2
0
0
7
R
E
J
0
9
B
0
2
0
2
0 -
2
0
0
C
2 /
6
, A
M
1
6
C
2 /
6
, B
M
1
6
page 246
f o
3
2
9
C
2 /
6
) T
17. Flash Memory Version