Table of Contents
Advertisement
M
1
6
C
2 /
6
A
G
o r
u
p
(
M
1
6
Figure 13.1.6.2 shows the example of connecting the SIM interface. Connect T
pull-up.
Figure 13.1.6.2. SIM Interface Connection
13.1.6.1 Parity Error Signal Output
The parity error signal is enabled by setting the U2ERE bit in the U2C1 register' to "1".
• When receiving
The parity error signal is output when a parity error is detected while receiving data. This is achieved
by pulling the TxD2 output low with the timing shown in Figure 13.1.6.1.1. If the R2RB register is read
while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output
is returned high.
• When transmitting
A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse
that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be
determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service
routine.
Transfer
clock
RxD
2
TxD
2
U2C1 register
RI bit
This timing diagram applies to the case where the direct format is implemented.
NOTE:
1. The output of microcomputer is in the high-impedance state
(pulled up externally).
Figure 13.1.6.1.1. Parity Error Signal Output Timing
R
e
. v
2
0 .
0
F
e
b
1 .
, 5
2
0
0
7
R
E
J
0
9
B
0
2
0
2
0 -
2
0
0
C
2 /
6
, A
M
1
6
C
2 /
6
, B
M
1
6
Microcomputer
TxD
2
RxD
2
"H"
"L"
"H"
ST
D0
D1
"L"
"H"
"L"
"1"
"0"
page 178
f o
3
2
9
C
2 /
6
) T
SIM card
D2
D3
D4
D5
D6
(1)
D
and R
X
2
D7
P
SP
ST: Start bit
P: Even Parity
SP: Stop bit
13. Serial I/O
D
and apply
X
2
Advertisement
Table of Contents
