Table of Contents
Advertisement
M
1
6
C
2 /
6
A
G
o r
u
p
(
M
1
6
P9
0
(inside dotted-line
included)
P9
3
(inside dotted-line
not included)
P8
7
P8
6
Data bus
NOTE:
1.
Make sure the input voltage on each port will not exceed Vcc.
Figure 16.4. I/O Ports (4)
R
e
. v
2
0 .
0
F
e
b
1 .
, 5
2
0
0
7
R
E
J
0
9
B
0
2
0
2
0 -
2
0
0
C
2 /
6
, A
M
1
6
C
2 /
6
, B
M
1
Pull-up selection
Direction register
Data bus
Port latch
Input to respective peripheral functions
Pull-up selection
Direction register
Data bus
Port latch
Pull-up selection
Direction register
Port latch
symbolizes a parasitic diode.
page 221
f o
3
2
9
6
C
2 /
6
) T
1
Output
Analog input
16. Programmable I/O Ports
(1)
(1)
fc
Rf
Rd
(1)
Advertisement
Table of Contents
