Table of Contents
Advertisement
M
1
6
C
2 /
6
A
G
o r
u
p
(
M
1
6
One-shot start flag
b7
b6
b5
b4
NOTES:
1. Make sure the PD7_1 bit in the PD7 register is set to "0" (= input mode).
2. Overflow or underflow.
Trigger select register
b7
b6
b5
b4
NOTES:
1. Make sure the port direction bits for the TA1
2. Overflow or underflow.
Clock prescaler reset flag
b7
b6
b5
b4
Figure 12.1.4. ONSF Register, TRGSR Register, and CPSRF Register
R
e
. v
2
0 .
0
F
e
b
1 .
, 5
2
0
0
7
R
E
J
0
9
B
0
2
0
2
0 -
2
0
0
C
2 /
6
, A
M
1
6
C
2 /
6
, B
M
1
6
Symbol
b3
b2
b1
b0
ONSF
Bit symbol
Timer A0 one-shot start flag
TA0OS
TA1OS
Timer A1 one-shot start flag
TA2OS
Timer A2 one-shot start flag
TA3OS
Timer A3 one-shot start flag
Timer A4 one-shot start flag
TA4OS
TAZIE
Z-phase input enable bit
TA0TGL
Timer A0 event/trigger
select bit
TA0TGH
Symbol
b3
b2
b1
b0
TRGSR
Bit symbol
Timer A1 event/trigger
TA1TGL
select bit
TA1TGH
Timer A2 event/trigger
TA2TGL
select bit
TA2TGH
Timer A3 event/trigger
TA3TGL
select bit
TA3TGH
Timer A4 event/trigger
TA4TGL
select bit
TA4TGH
b3
b2
b1
b0
Symbol
CPSRF
Bit symbol
Nothing is assigned.
When write, set to "0". When read, their contents are
(b6-b0)
indeterminate.
CPSR
Clock prescaler reset flag
page 96
f o
3
2
9
C
2 /
6
) T
Address
After reset
0382
00
16
Bit name
The timer starts counting by setting
this bit to "1" while the TMOD1 to
TMOD0 bits in the TAiMR register
(i = 0 to 4) is set to '10
shot timer mode) and the MR2 bit
in the TAiMR register is set to "0"
(=TAiOS bit enabled). When read,
its content is "0".
0 : Z-phase input disabled
1 : Z-phase input enabled
b7 b6
0 0 : Input on TA0
0 1 : TB2 overflow is selected
1 0 : TA4 overflow is selected
1 1 : TA1 overflow is selected
Address
After reset
0383
00
16
16
Bit name
b1 b0
0 0 :
0 1 : TB2 overflow is selected
1 0 : TA0 overflow is selected
1 1 : TA2 overflow is selected
b3 b2
0 0 :
0 1 : TB2 overflow is selected
1 0 : TA1 overflow is selected
1 1 : TA3 overflow is selected
b5 b4
0 0 :
0 1 : TB2 overflow is selected
1 0 : TA2 overflow is selected
1 1 : TA4 overflow is selected
b7 b6
0 0 :
0 1 : TB2 overflow is selected
1 0 : TA3 overflow is selected
1 1 : TA0 overflow is selected
to TA4
pins are set to "0" (= input mode).
IN
IN
Address
After reset
0381
0XXXXXXX
16
Bit name
Setting this bit to "1" initializes the
prescaler for the timekeeping clock.
(When read, its content is "0".)
16
Function
' (= one-
2
is selected
(1)
IN
(2)
(2)
(2)
Function
Input on TA1
is selected (1)
IN
(2)
(2)
(2)
Input on TA2
is selected (1)
IN
(2)
(2)
(2)
Input on TA3
is selected (1)
IN
(2)
(2)
(2)
Input on TA4
is selected (1)
IN
(2)
(2)
(2)
2
Function
12. Timer
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Advertisement
Table of Contents
