Table of Contents
Advertisement
M
1
6
C
2 /
6
A
G
o r
u
p
(
M
1
UARTi Transmit/receive Control Register 1 (i=0, 1)
b7
b6
b5
b4
b3
b2
UART2 Transmit/receive Control Register 1
b7
b6
b5
b4
b3
b2
Pin Assignment Control Register
b7
b6
b5
b4
NOTES:
1. Set the PACR register by the next instruction after setting the PRC2 bit in the PRCR register to "1"(write
enable).
Figure 13.1.7. U0C1 to U2C1 registers, PACR register
R
e
. v
2
0 .
0
F
e
b
1 .
, 5
2
0
0
7
R
E
J
0
9
B
0
2
0
2
0 -
2
0
0
6
C
2 /
6
, A
M
1
6
C
2 /
6
, B
M
1
b1
b0
Symbol
U0C1, U1C1
Bit
Bit Name
Symbol
TE
Transmit enable bit
TI
Transmit buffer
empty flag
RE
Receive enable bit
RI
Receive complete flag
Nothing is assigned.
(b7-b4)
When write, set "0". When read, the contents are "0".
b1
b0
Symbol
U2C1
Bit
Bit Name
Symbol
TE
Transmit enable bit
Transmit buffer
TI
empty flag
RE
Receive enable bit
RI
Receive complete flag
U2IRS
UART2 transmit interrupt
cause select bit
U2RRM UART2 continuous
receive mode enable bit
U2LCH
Data logic select bit
U2ERE Error signal output
enable bit
b3
b2
b1
b0
Symbpl
PACR
Bit Symbol
PACR0
PACR1
PACR2
(b6-b3)
UART1 pin remapping bit
U1MAP
page 139
f o
3
2
9
6
C
2 /
6
) T
Address
After Reset
03A5
,03AD
00000010
16
16
0 : Transmission disabled
1 : Transmission enabled
0 : Data in UiTB register
1 : No data in UiTB register
0 : Reception disabled
1 : Reception enabled
0 : No data in UiRB register
1 : Data in UiRB register
Address
After Reset
037D
00000010
16
0 : Transmission disabled
1 : Transmission enabled
0 : Data in U2TB register
1 : No data in U2TB register
0 : Reception disabled
1 : Reception enabled
0 : No data in U2RB register
1 : Data in U2RB register
0 : Transmit buffer empty (TI = 1)
1 : Transmit is completed (TXEPT = 1)
0 : Continuous receive mode disabled
1 : Continuous receive mode enabled
0 : No reverse
1 : Reverse
0 : Output disabled
1 : Output enabled
(1)
Address
After Reset
025D
00
16
Bit Name
Pin enabling bit
Reserved bits
UART1 pins assigned to
2
Function
2
Function
16
Function
001 : 42 pin
100 : 48 pin
All other values are reserved. Do
not use.
When write,
Nothing is assigned.
set to "0". When read, its
content is "0".
0 : P6
to P6
7
4
1 : P7
to P7
3
0
13. Serial I/O
RW
RW
RO
RW
RO
RW
RW
RO
RW
RO
RW
RW
RW
RW
RW
RW
RW
RW
RW
Advertisement
Table of Contents
