Table of Contents
Advertisement
Instruction Summary
MNEMONICS
ADC A,m
ADC A,g
ADC A, (HL)
ADC A, (IX+d)
ADC A, (IY+d)
ADD A,m
ADD A,g
ADD A, (HL)
ADD A, (IX+d)
ADD A, (IY+d)
ADC HL,ww
ADD HL,ww
ADD IX,xx
ADD IY,yy
AND m
AND g
AND (HL)
AND (IX+d)
AND (IY+d)
BIT b, HU
BIT b, (IX+d)
BIT b, (IY+d)
BIT b,g
CALL f,mn
** : Added new instructions to Z80
Bytes
2
1
1
3
3
2
1
1
3
3
2
1
2
2
2
1
1
3
3
2
4
4
2
3
Family MPU User Manual
Machine
Cycles
States
2
6
2
4
2
6
6
14
6
14
2
6
2
4
2
6
6
14
6
14
6
10
5
7
6
10
6
10
2
6
2
4
2
6
6
14
6
14
3
9
5
15
5
15
2
6
2
6
(If condition is false)
Z8018x
237
UM005004-0918
Advertisement
Table of Contents
Need help?
Do you have a question about the Z8018 Series and is the answer not in the manual?
Questions and answers
are there a timing diagrams for PUSH and POP instructions?
The timing diagrams for the PUSH and POP instructions for the ZiLOG Z8018 Series are as follows:
POP Instruction (e.g., POP IX or POP IY):
- Machine Cycle 1 (MC1): Fetch POP opcode.
- Machine Cycle 2 (MC2): Fetch address code.
- Machine Cycle 3 (MC3): Read from memory at SP (Stack Pointer); data goes to low byte (e.g., IXL or IYL).
- Machine Cycle 4 (MC4): Read from memory at SP+1; data goes to high byte (e.g., IXH or IYH).
PUSH Instruction (e.g., PUSH IX or PUSH IY):
- Machine Cycle 1 (MC1): Fetch PUSH opcode.
- Machine Cycle 2 (MC2): Fetch address code.
- Machine Cycle 3 (MC3): Decrement SP by 1 and write high byte (e.g., IXH or IYH) to memory at SP.
- Machine Cycle 4 (MC4): Decrement SP by 1 and write low byte (e.g., IXL or IYL) to memory at SP.
Each machine cycle includes three T-states (T1, T2, T3), and memory control signals (such as MREQ, RD, WR) are active as needed during these cycles.
This answer is automatically generated