Table of Contents
Advertisement
Table 51.
Bus and Control Signal Condition in Each Machine Cycle (Continued)
Machine
Instruction
Cycle
MC1
MC2
MC3
LD (mn),IX
LD (mn),IY
MC4
MC5
MC6
MC7
MC1
LD SP, HL
MC2
MC1
LD SP,IX
MC2
LD SP,IY
MC3
MC1
LDI
MC2
LDD
MC3
MC4
States
Address
Data
T1T2T3 1st Op Code
1st Op
Address
Code
T1T2T3 2nd Op Code
2nd Op
Address
Code
T1T2T3 1st operand
n
Address
T1T2T3 2nd operand
m
Address
Ti
*
Z
T1T2T3 mn
IXL
IYL
T1T2T3 mn+1
IXH
IYH
T1T2T3 1st Op Code
1st Op
Address
Code
Ti
*
Z
T1T2T3 1st Op Code
1st Op
Address
Code
T1T2T3 2nd Op Code
2nd Op
Address
Code
Ti
*
Z
T1T2T3 1st Op Code
1st Op
Address
Code
T1T2T3 2nd Op Code
2nd Op
Address
Code
T1T2T3 HL
DATA
T1T2T3 DE
DATA
Family MPU User Manual
RD WR MREQ
IORQ M1 HALT ST
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
1
1
1
0
0
1
1
0
0
1
0
1
0
1
1
1
1
1
0
1
0
1
0
1
0
1
1
1
1
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0
0
1
Z8018x
267
0
1
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
0
1
1
1
0
1
0
0
1
1
1
1
1
0
1
0
0
1
1
1
1
1
1
1
1
UM005004-0918
Advertisement
Table of Contents
Need help?
Do you have a question about the Z8018 Series and is the answer not in the manual?
Questions and answers
are there a timing diagrams for PUSH and POP instructions?
The timing diagrams for the PUSH and POP instructions for the ZiLOG Z8018 Series are as follows:
POP Instruction (e.g., POP IX or POP IY):
- Machine Cycle 1 (MC1): Fetch POP opcode.
- Machine Cycle 2 (MC2): Fetch address code.
- Machine Cycle 3 (MC3): Read from memory at SP (Stack Pointer); data goes to low byte (e.g., IXL or IYL).
- Machine Cycle 4 (MC4): Read from memory at SP+1; data goes to high byte (e.g., IXH or IYH).
PUSH Instruction (e.g., PUSH IX or PUSH IY):
- Machine Cycle 1 (MC1): Fetch PUSH opcode.
- Machine Cycle 2 (MC2): Fetch address code.
- Machine Cycle 3 (MC3): Decrement SP by 1 and write high byte (e.g., IXH or IYH) to memory at SP.
- Machine Cycle 4 (MC4): Decrement SP by 1 and write low byte (e.g., IXL or IYL) to memory at SP.
Each machine cycle includes three T-states (T1, T2, T3), and memory control signals (such as MREQ, RD, WR) are active as needed during these cycles.
This answer is automatically generated