Table 8. State Of Ief1 And Ief2 - ZiLOG Z8018 Series User Manual

If IEF1 is , all maskable interrupts are disabled. IEF1 can be reset to
0
the DI (Disable Interrupts) instruction and set to
Interrupts) instruction.
The purpose of IEF2 is to correctly manage the occurrence of NMI.
During NMI, the prior interrupt reception state is saved and all maskable
interrupts are automatically disabled (IEF1 copied to IEF2 and then IEF1
cleared to ). At the end of the NMI interrupt service routine, execution of
0
the RETN (Return from Non-maskable Interrupt) automatically restores
the interrupt receiving state (by copying IEF2 to IEF1) prior to the
occurrence of NMI.
Table 8 describes how the IEF2 state can be reflected in the P/V bit of the
CPU Status Register by executing LD A, I or LD A, R instructions.
Table 8. State of IEF1 and IEF2
CPU
Operation IEF1
RESET 0
NMI 0
RETN IEF2
Interrupt except 0
NMI end TRAP
RETI not affected not affected
TRAP not affected not affected
EI 1
Family MPU User Manual
1
IEF2 REMARKS
0 Inhibits the interrupt except NMI
and TRAP.
IEF1 Copies the contents of IEF1 to
IEF2
not affected Returns from the NMI service
routine.
0 Inhibits the interrupt except NMI
end TRAP
1
Z8018x
0
by the El (Enable
UM005004-0918
69
by