Page 3
ZiLOG Development Platforms ® eZ80 Sales Demonstration Platform Safeguards The following precautions must be observed when working with the devices described in this document. Always use a grounding strap to prevent damage resulting from electrostatic dis- Caution: charge (ESD). User Manual...
Instructions apply to all three modules, however. Introduction ® The eZ80 Sales Demonstration Platform provides a flexible, portable platform for conducting training programs and demonstrations using a number of ZiLOG ® microcontroller and microprocessor devices. A ZiLOG eZ80 processor-equipped module plugs into this platform.
Do not use battery power and AC power at the same time. Doing so will damage the board. eZ80 Sales Demonstration Platform Block Diagram ® ® Figure 2 illustrates a block diagram of the eZ80 Sales Demonstration Platform. Reset RS-232 RS-232 Driver eZ80®...
Ensure that the eZ80 Sales Demonstration Platform is configured and working ® properly as described in the eZ80 Sales Demonstration Platform Quick Start Guide (QS0024). Then disconnect the ZPAKII from the PC and platform and per- form the following procedures. Use Figure 4 as a reference.
Page 11
Stop bits: Flow control: None ® 6. Press the RESET button (SW1) on the eZ80 Sales Demonstration Platform. The demonstration platform scrolls through the eZ80L92 and eZ80L92 module features twice, then displays the time and date. When the demo completes, HyperTerminal displays the following: ZiLOG eZ80 Demonstration Platform Program (1.0)
Page 12
ZiLOG Development Platforms ® eZ80 Sales Demonstration Platform 7. Press the h key to display the following help text: eZ80L92> h ZiLOG eZ80 Demonstration Platform Program (1.0) Featuring the eZ80L92 activate/deactivate real time Clock set Date Help menu backLight - On/Off...
Sales Demonstration Platform Quick Start Guide (QS0024). 2. Launch ZDS II. (Start menu → Programs → ZiLOG ZDS II–eZ80_<Version> → ZDS II–eZ80_<Version>). 3. In ZDS II, select File → Open Project, and navigate to the following file path: c:\Program Files\ZiLOG\ZDSII_ez80_<version>\applica-...
9. Select Build → Rebuild All. Wait for the build to complete (Status panel indi- cates Build Complete). 10. Download the demo into the eZ80® Sales Demonstration Platform by select- ing Build → Debug → Reset. 11. To run the demo, select Build → Debug → Go.
Notes: *External capacitive loads on RD, WR, IOREQ, MREQ, D0–D7 and A0–A23 must be below 10pF to satisfy timing requirements for the eZ80 ® CPU. All unused inputs must be pulled to either V GND, depending on their inactive levels to reduce power consumption and to reduce noise sensitivity.
Page 16
Notes: *External capacitive loads on RD, WR, IOREQ, MREQ, D0–D7 and A0–A23 must be below 10pF to satisfy timing requirements for the eZ80 ® CPU. All unused inputs must be pulled to either V GND, depending on their inactive levels to reduce power consumption and to reduce noise sensitivity.
Figure 6 illustrates the 60-pin I/O Connector, JP2. Table 3 describes the pins and their functions. (Pin 50 on the eZ80L92 and eZ80F92 module connectors line up ® with pin 60 on the eZ80 Sales Demonstration Platform board connectors.) VCC_33V...
Page 18
ZDI Clock Input. High on reset enables ZDI mode; Low on reset enables OCI debug. (Shared with TCK pin.) PU 10K JTAG Test Mode Select Input. ® RTC_V RTC supply from eZ80 module battery. CLKOUT 20MHz synchronous CPU clock output from product module. IICSCL PU 4k Bidirectional C Bus Clock.
Page 19
READ or WRITE operation. ® HALT_SLP IN, Active Low A Low on this pin indicates that the eZ80 enters either HALT or SLEEP mode because of exe- cution of either a HALT or SLP instruction. PU 10K...
Need help?
Do you have a question about the eZ80 and is the answer not in the manual?
Questions and answers