Table of Contents
Advertisement
Z8018x
Family MPU User Manual
xiv
Op Code Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 247
Bus Control Signal Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 251
Operating Modes Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
Status Signals 287
I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
Block Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
Stock and Exchange . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
Program Control Instructions . . . . . . . . . . . . . . . . . . . . . . 229
I/O Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231
Special Control Instructions . . . . . . . . . . . . . . . . . . . . . . . 235
1st Op Code Map Instruction Format: XX . . . . . . . . . . . 247
2nd Op Code Map Instruction Format: CB XX . . . . . . . 249
2nd Op Code Map Instruction Format: ED XX . . . . . . . 250
Machine Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 251
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 279
Request Acceptances in Each Operating Mode . . . . . . . . 281
The Z80180 Types of Requests . . . . . . . . . . . . . . . . . . . . 282
Pin Outputs in Each Operating Mode. . . . . . . . . . . . . . . . 287
LOW POWER OPERATION Modes. . . . . . . . . . . . . . . . 289
Internal I/O Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
UM005004-0918
Advertisement
Table of Contents
Need help?
Do you have a question about the Z8018 Series and is the answer not in the manual?
Questions and answers
are there a timing diagrams for PUSH and POP instructions?
The timing diagrams for the PUSH and POP instructions for the ZiLOG Z8018 Series are as follows:
POP Instruction (e.g., POP IX or POP IY):
- Machine Cycle 1 (MC1): Fetch POP opcode.
- Machine Cycle 2 (MC2): Fetch address code.
- Machine Cycle 3 (MC3): Read from memory at SP (Stack Pointer); data goes to low byte (e.g., IXL or IYL).
- Machine Cycle 4 (MC4): Read from memory at SP+1; data goes to high byte (e.g., IXH or IYH).
PUSH Instruction (e.g., PUSH IX or PUSH IY):
- Machine Cycle 1 (MC1): Fetch PUSH opcode.
- Machine Cycle 2 (MC2): Fetch address code.
- Machine Cycle 3 (MC3): Decrement SP by 1 and write high byte (e.g., IXH or IYH) to memory at SP.
- Machine Cycle 4 (MC4): Decrement SP by 1 and write low byte (e.g., IXL or IYL) to memory at SP.
Each machine cycle includes three T-states (T1, T2, T3), and memory control signals (such as MREQ, RD, WR) are active as needed during these cycles.
This answer is automatically generated