Agilent Technologies 86082A User Manual page 278

Wavelength domain component analyzer
Table of Contents

Advertisement

The Standard Event Status Enable Register contains a mask value for the bits
to be enabled in the Standard Event Status Register. A "1" in the Standard
Event Status Enable Register enables the corresponding bit in the Standard
Event Status Register. A "0" in the enable register disables the corresponding
bit.
Table 6-3. Standard Event Status Enable Register Bits
Bit
7
6
5
4
3
2
1
0
Syntax
* E S E < i n t e g e r >
* E S E ?
<integer> is a mask from 0 to 255.
Example
This example enables the User Request (URQ) bit of the Standard Event
Status Enable Register. When this bit is enabled and a front-panel key is
pressed, the Event Summary bit (ESB) in the Status Byte Register is also
set.
10 OUTPUT 720;"*ESE 64"
20 END
The *ESE? query returns the current contents of the Standard Event Status
Query Response
Enable Register as an integer from 0 to 255.
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
Weight
Enables
128
PON - Power On
64
32
CME - Command Error
16
EXE - Execution Error
8
DDE - Device Dependent Error
4
QYE - Query Error
2
RQC - Request Control
1
OPC - Operation Complete
Programming Commands
Common Commands
Definition
Indicates power is turned on.
Not used. Permanently set to zero.
Indicates whether the parser detected an
error.
Indicates whether a parameter was out-of-
range, or was inconsistent with the current
settings.
Indicates whether the device was unable to
complete an operation for device-
dependent reasons.
Indicates if the protocol for queries has
been violated.
Indicates whether the device is requesting
control.
Indicates whether the device has
completed all pending operations.
6-17

Advertisement

Table of Contents
loading

Table of Contents