Motorola MPC823e Reference Manual page 912

Communication Processor Module
SCL
SDA
2
16.13.3 I C Controller Transmission and Reception Process
2
16.13.3.1 I C MASTER MODE. When the I
transaction by transmitting a message specifying a read or write operation to the I
If a read operation is specified, the direction of the transfer is changed after the read
operation is acknowledged, and the slave device then becomes the transmitter. If a write
operation is specified, the direction of the transfer remains unchanged.
2
As the I C controller shifts out each bit, it monitors the level of the SDA pin to detect a
possible collision with other I
stops and the controller reverts to slave mode. A maskable interrupt may be issued to the
core to allow the software to retransmit later.
In master mode operation, setting the S bit in the TX buffer descriptor will cause a start
condition to be sent before this buffer is transmitted. If the TX buffer descriptor is the first
one in the ring, then a start condition will be issued, regardless of the S bit setting. Setting
the L bit will cause a stop condition to be sent after the buffer is transmitted. You must set
the L bit for the last TX buffer in the ring.
You must set the M/S bit in the I2COM register to configure the controller as a master. Clear
the I2CMOD register's EN bit to disable the I
frequency for the I2MOD and I2BRG registers. The I2ADD register does not need to be
programmed when you are operating the I
2
I C controller by setting the EN bit in the I2MOD register.
16-458
START CONDITION
DATA BYTE
2
Figure 16-127. I C Timing
2
C controller is in master mode, it initiates a
2
C master transmitters. If a collision is detected, transmission
2
C controller before programming the SCL clock
2
C controller in single-master mode. Enable the
MPC823e REFERENCE MANUAL
STOP CONDITION
A
C
K
2
C slave.
MOTOROLA