Reference Manual
REGISTER DETAILS: FLASH CACHE CONTROLLER (FLCC)
Table 239. Bit Descriptions for ECC_CFG (Continued)
Bits
Bit Name
Settings
1
INFOEN
0
EN
analog.com
Description
Information Space ECC Enable Bit. ECC is enabled by default for information space. Clearing this bit
disables ECC in information space. This bit is not key protected.
ECC Enable. Set this bit to enable ECC on user space. ECC is enabled on all future flash reads in user
space from any address between ECC_CFG, Bits[31:8] through the top of user space (inclusive). When
cleared (or accessing addresses outside the enabled range), the flash controller returns the raw data in
response to both ICode and DCode reads of user space. No error corrections are made or reported.
ADuCM356
Reset
Access
0x1
R/W
0x0
R/W
Rev. A | 198 of 312
Need help?
Do you have a question about the ADuCM356 and is the answer not in the manual?
Questions and answers