Maximum Slow Moving Register; Delta Check Register; Statistics Module Configuration Register; Mean Output Register - Analog Devices ADuCM356 Reference Manual

Reference Manual
REGISTER DETAILS: ADC CIRCUIT
Table 98. Bit Descriptions for ADCMAX
Bits Bit Name Settings
[31:16] Reserved
[15:0] MAXVAL

MAXIMUM SLOW MOVING REGISTER

Address: 0x400C20B4, Reset: 0x00000000, Name: ADCMAXSMEN
Table 99. Bit Descriptions for ADCMAXSMEN
Bits Bit Name Settings
[31:16] Reserved
[15:0] MAXSWEN

DELTA CHECK REGISTER

Address: 0x400C20B8, Reset: 0x00000000, Name: ADCDELTA
Table 100. Bit Descriptions for ADCDELTA
Bits Bit Name Settings
[31:16] Reserved
[15:0] DELTAVAL

STATISTICS MODULE CONFIGURATION REGISTER

Address: 0x400C21C4, Reset: 0x00000000, Name: STATSCON
Includes mean and outlier detection blocks.
Table 101. Bit Descriptions for STATSCON
Bits Bit Name Settings
[31:7] Reserved
[6:4] SAMPLENUM
[3:1] Reserved
0 STATSEN

MEAN OUTPUT REGISTER

Address: 0x400C21C8, Reset: 0x00000000, Name: STATSMEAN
Table 102. Bit Descriptions for STATSMEAN
Bits Bit Name Settings
[31:16] Reserved
[15:0] MEAN
analog.com
Description
Reserved.
ADC Maximum Threshold. Optional maximum ADCDAT threshold. If a value greater than ADCMAX is
measured by the ADC, ADCINTSTA, Bit 5 is set to 1.
Description
Reserved.
ADC Maximum Hysteresis Value. If a value >ADCMAX is measured by the ADC, ADCINTSTA, Bit 5 is
set. ADCINTSTA, Bit 5 is set until ADCDAT < ADCMAX − ADCMAXSMEN, Bits[15:0].
Description
Reserved.
ADCDAT Code Differences Limit Option. If two consecutive ADCDAT results have a difference greater
than ADCDELTA, Bits[15:0], an error flag is set via ADCINTSTA, Bit 6.
Description
Reserved.
Sample Size. Sets the number of ADC samples used for each statistic calculation.
0 128 samples.
1 64 samples.
10 32 samples.
11 16 samples.
100 8 samples.
Reserved.
Statistics Enable.
0 Disable statistics.
1 Enable statistics.
Description
Reserved.
Mean Output. Mean value calculated for the number of ADC samples set by STATSCON, Bits[6:4].
ADuCM356
Reset Access
0x0 R
0x0 R/W
Reset Access
0x0 R
0x0 R/W
Reset Access
0x0 R
0x0 R/W
Reset Access
0x0 R
0x0 R/W
0x0 R/W
0x0 R/W
Reset Access
0x0 R
0x0 R
Rev. A | 78 of 312